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PREFACE 
Th1s F1nal Report, "Advanced III-V Sem1conductor Technology Assessment," 
describes the results of a study performed in the t1me per10d 20 July 1981 to 
19 July 1982 at the M1crowave Technology Center of RCA Laborator1es for NASA 
Lewis Research Center, 1n fulf1llment of NASA Contract NAS3-22884. 
The d1rector of the Microwave Technology Center is Dr. Fred Sterzer. The 
project coord1nator was M. Nowogrodzki. As planned, the 1nd1v1dual tasks of the 
study were ass1gned to different 1nd1v1duals, who also wrote the draft reports 
for these tasks, as follows: 
Task 1: 
Task 2: 
Task 3: 
Task 4: 
Task 5: 
Ident1fy space commun1cat1ons appl1cat1ons - M. Nowogrodzk1 
Assess present status of technology - Dr. S. Y. Narayan 
Ident1fy doma1ns of compet1ng technolog1es - Dr. E. F. Belohoubek 
Ident1fy fundamental phys1cal llm1ts - Dr. H. C. Huang 
Ident1fy problems 1n implementat10n - P. D. Gardner, M. Nowo-
grodzk1, Dr. W. J. Slusark, Jr., Dr. L. C. Upadhyayula, H. 
Wolkste1n 
Task 6: Develop recommendat1ons for 1mplementat10n - M. Nowogrodzk1 
iii/iv 
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SUMMARY 
III-V compounds are l1kely to f1nd 1ncreased use 1n future space communi-
cat10ns systems, for wh1ch more soph1st1cated, faster microwave so11d-state 
devices w1ll be required. Future large-antenna systems 1n space, frequency-
hopping and other spread-spectrum systems, "wr1st watch" transponders for 
personal commun1cat10ns, 1ntersatel11te l1nks, and the 1ncreased pressures for 
more effic1ent spectrum ut1lizat10n by sophist1cated modulation schemes, as 
well as the use of "reconf1gurable" space transponders, w1ll requ1re components 
that can be obtained only by advances in the technology of III-V sem1conductor 
mater1als. 
An exhaust1ve survey of the present state of the art 1n III-V dev1ce 
technology 1nd1cates the trends toward h1gher power and frequency 1n present 
GaAs FETs and also the emerg1ng new technologies 1n ternary compounds, permeable-
base structures, and quas1-bal11st1c trans1stors. In g1gab1t-rate d1gital 
mono11th1c c1rcu1ts, requ1red for future d1g1tal commun1cat10ns systems, 
enhancement-mode 10g1c components offer d1st1nct advantages over C1rcu1ts 1n 
which deplet10n-mode elements are used. 
Fully mono11th1c and "min1ature hybr1d" c1rcuits offer alternat1ves for 
use in modules employed 1n antenna arrays. The concept of emploY1ng m1crowave 
antenna elements and solar cells on two s1des of a s1ngle "blanket" deployed 1n 
space offers s1mp11f1cat10n 1n pr1mary power d1str1but10n, but a relat1vely 
comp11cated arrangement for keep1ng the antenna and the solar array pointed to 
the Earth and the Sun, respect1vely. Such systems may prove attract1ve for 
1ntersatel11te l1nks. 
A number of recommendat10ns for technology explorat10n and advancement 
programs, 1nclud1ng alternat1ve approaches, are presented. In the dev1ce area, 
there 1S need to estab11sh l1m1ts 1n the frequency and l1near1ty of three-
term1nal dev1ces uS1ng advanced technolog1es: ternary-compound mater1als, 
permeable-base structures, and quas1-bal11st1c transistors. In the d1g1tal 
area, enhancement-mode 10g1c C1rcu1ts need to be developed. Mono11th1c and/or 
m1n1ature-hybr1d antenna modules w1ll be requ1red for future large space 
structures. A "wr1st-watch" transponder for personal commun1cat10ns 1S an 
exc1t1ng subsystem of the future. 
I. INTRODUCTION 
This report presents the findlngs of a 12-month study of the state of 
technology In the fleld of advanced III-V semlconductors, and of the impact of 
that technology on future space commun1catl0n systems. Followlng the program 
format outlined by NASA, the study was pursued 1n terms of distinct tasks, as 
follows: 
Task 1 : Space Communlcatlons Appllcatl0ns 
Task 2: Present Status of Technology 
Task 3: Competlng Technolog1es 
Task 4: Fundamental L1mlts 
Task 5: Problems in Implementatlon 
Task 6: Recommendatlons for Implementatl0n 
In general, the lnvestlgat10ns followed the plan developed in the or1g1nal 
proposal. The two dev1at10ns from that plan concerned Tasks 1 and 2: 
In Task 1, 1t was or1g1nally env1saged that future space communlcatl0ns 
systems could be 1dent1f1ed on the bas1s of eX1st1ng planning documents in 
suff1c1ent deta11 to make posslble the development of broad component "speclfi-
cations," whlch would then serve as the background for Tasks 3, 4, and 5. This 
did not prove poss1ble, Slnce few plans offerlng sufflc1ently precise projec-
tlons - ln terms of frequency, concept, or system archltecture - could be 
gleaned from the Ilterature. Thus, 1nstead of very speclflc component specl-
flcat1ons, the needs ldentlfled In Task 1 were broader 1n scope, based on 
subJectlve proJectlons of what technlcal lnnovations future systems mlght 
contain, elther ln terms of evolutionary progress from present th1nk1ng (e.g., 
"large structures") or as a result of baslc changes ln techn1cal approach 
(e.g., "reconfigurable transponder"). 
Although or1glnally planned as one of a number of "coequal" tasks, lt 
became apparent that Task 2 (Present Status of Technology) could well serve as 
the single most lmportant task, central to the study. We therefore allowed 
(w1th the concurrence of the contract monltor) the expanS10n of thls effort 1n 
terms of both scope and allocated t1me. Sectlon III 1S the comprehenslve 
report of th1s expanded 1nvestlgatlon. 
Port1ons of thls report (Sectlons II, III, IV, and V) have been presented 
in summary form at program reVlew meet1ngs at NASA/LRC and RCA Laborator1es. 
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The various tasks were treated as separate stud1es by d1fferent 1nvestigators, 
as planned ~n the proposal. The f1nd~ngs for each task are presented 1n the 
follow1ng sect10ns of th1s f1nal report. 
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II. TASK 1: SPACE COMtruNICATIONS APPLICATIONS 
Attempts to predict technology trends are always diff1cult, part1cularly 
when the technology area 1S not mature, so that inventions (which obviously 
cannot be used in the project10ns) may dramat1cally change the course of its 
app11cat10n and the d1rect10ns of the technology itself. In the m1crowave 
area, th1s has been the case 1n the past, and the so11d-state m1crowave field 
has been part1cularly elus1ve 1n terms of accurate predictions of trends 1n 
component development and appl1cat10ns. 
It was the orig1nal 1ntent to def1ne, through the effort of Task 1, future 
space commun1cat10ns app11cat10ns 1n suffic1ent detail to enable the development 
of component spec1f1cat10ns - 1n terms of such parameters as frequency, func-
t10n, mechan1cal character1st1cs and rel1ab1l1ty - to serve as a basis for the 
Study. Th1s d1d not prove feas1ble because of the lack of eX1sting plann1ng 
1nformat10n on wh1ch such spec1f1cation could be based. It was, of course, 
poss1ble to 1nvent "future systems" solely for the purpose of defin1ng the 
components they might requ1re. Based on the program object1ves, as d1scussed 
during an early plann1ng meet1ng w1th NASA/LRC personnel (1n September 1981), 
namely, the preparat10n of recommendat10ns for NASA sponsorsh1p of new broad 
technology development programs (rather than those for specif1c components) for 
future space commun1cation systems, it was Judged more product1ve to attempt 
to project future systems 1n terms of the1r more general characterist1cs and to 
extract new technolog1cal needs for systems so def1ned. 
As a result of l1terature searches, meet1ngs w1th personnel from technical 
and operat1ng activ1t1es both w1th1n and outs1de RCA, and 1nterv1ews w1th var10US 
ind1viduals, the proJect10ns of future systems fell into three ma1n categories: 
(1) Systems that were log1cal extensions of systems currently be1ng 
planned for the 1985-1995 t1me slot. 
(2) Systems 1n which new types of modulat10n schemes would be employed. 
(3) Novel system concepts that may strongly 1mpact future space communi-
cations. 
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A. EVOLUTIONARY SYSTEMS CONCEPTS 
Systems that are llkely to evolve from those currently being planned for 
deployment in the 1985-1995 tlme frame are summarized ln table II-I. 
1. Large-Antenna Systems 
Large structures for space are promlnent in the present plannlng of both 
U.S. and European communicatlons speciallsts. Some of these structures are 
merely assemblages of "normal" antenna and transponder systems. However, those 
containlng large, multielement antennas may requlre extenslons of known tech-
nologles. As lndlcated ln Table II-I, large, multielement antennas may be used 
to generate flxed, sWltched, or steerable mlcrowave beams; to reduce unwanted 
sldelobes; or simply to comblne power from a multltude of low-power transmlttlng 
elements. From the component standpolnt, such antennas wlll requlre SOphlStl-
cated solld-state modules wlth self-contained control elements (phase, amplitude) 
as well as SOphlstlcated on-board sWltching arrangements, most probably with 
dual-gate III-V-compound FETs. 
2. Sateillte Crossllnks 
Crossllnks between communlcatlons sateilltes ln geostatl0nary orblt have 
been proposed, both for slmpllfYlng transmlSSlon problems (ellmlnation of multl-
hops between Earth statl0ns and spaceborne transponders) and achlevlng better 
securlty. Mlillmeter-wave or laser systems (see note below) are attractlve, 
Slnce atmospherlc attenuatl0n problems that may preclude the use of such a 
system ln Earth llnks are nonexlstent ln space, relatively low power levels 
may sufflce, and well-behaved beams can be generated with antennas of "reason-
able slze." 
In the mlillmeter-wave range, rellable transmitter and recelver components 
will be requlred, and the hybrld-vs-monolithlc tradeoffs wlll have to be 
evaluated once the speclflc frequencles are selected. For laser-based systems, 
component development extendlng present research lnto solid-state lasers, 
radlatlon-reslstant lasers, modulatlon volumes, and - most lmportant - power-
comblnlng technlques would have to be pursued. 
Note: Although laser systems are beyond the scope of thlS study, they are 
brlefly meptloned here because (a) they functlonally overlap the study's areas 
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TABLE II -1. EXTENSIONS OF CURRENTLY PLANNED SYSTEl"1S 
Feature 
1. Large Antenna 
2. Crossl1nk Systems 
3. SSB V01ce Systems 
4. Aerostat Systems 
5. Dig1tal Systems 
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Funct10n 
• In-space power combining 
• Beam steering 
• Low-s1delobe beams 
• SW1tched beams 
• Improv1ng frequency 
reuse 
• Spectrum ut1l1zat1on 
• Local coverage by 
capt1ve platform 
• H1gh-speed s1gnal 
process1ng 
Component 
Requ1rement 
Sol1d-state 
antenna module: 
Conformal 
Include gaw/ 
power control 
Include phase 
sh1fter 
L1near1ty def1ned 
Microwave sW1tch: 
Mult1row/port 
Remotely activated 
Dual-gate FET 
Mill1meter-wave 
module: 
Hybr1d-monol1th1c 
W1deband 
F1xed power/ga1n 
Laser transm1tter/ 
rece1ver: 
Solid-state laser 
Modulator/ 
detector 
Rece1ver 
components 
Laser power-
comb1ning 
techn1ques 
Superlow-no1se 
m1xers 
Conformal 
antenna 
modules: 
Power/cost 
tradeoff 
Near-field 
(tubular) beam 
generat10n 
G1gab1t log1c 
components 
of techn1cal concern and (b) the sol1d-state lasers do use III-V mater1als. 
3. Single-Sideband (SSB) Systems 
SSB W1re systems are attractive from the standpo1nt of spectrum util1za-
t10n. As 1ndicated, spec1al mixers may be required for such systems. 
4. Aerostat Systems 
It has been proposed that captive platforms hovering over a densely popu-
lated area (e.g., a large city) would be used to advantage for local traff1c, 
possibly 1n an interactive mode of operat1on. For th1s type of system, a con-
formal antenna array would l1kely be requ1red, wh1ch would generate a near-field 
tubular beam w1th practically no "spill-over" beyond the coverage area. 
5. Dig1tal S1gnal Processing 
Dig1tal s1gnal processing 1S likely to dom1nate space commun1cation 
systems of the future. Log1c components capable of operat1on at g1gabit/s 
rates will be requ1red. 
B. SYSTEMS USING ADVANCED MODULATION CONCEPTS 
Systems in wh1ch advanced modulat1on schemes will be ut1l1zed are summar1zed 
in table 11-2. Spread-spectrum techn1ques are part1cularly 1mportant 1n 11ght 
of the recent FCC Not1ce of Inqu1ry (Gen. Docket No. 81-413, Sept. 15, 1981). 
Depending on the type of system used 1n a particular commun1cat10ns satellite 
(mult1code vs s1ngle-code; frequency hopp1ng between transponders; the t~e of 
mult1plex1ng arrangements employed), spec1al f1lters, switches, and subsystems 
may well be needed. In partlcular, the ampllfler llnearlty requirements of a 
s1ngle-carrler spread-spectrum channel need to be studled and deflned, and a 
transponder contalnlng such ampliflers needs to be conflgured and tested. 
Quadrature-ampl1tude (Q-A) modulation may prov1de a means of sign1f1cantly 
1ncreaslng the use of an allocated frequency slot. This type of modulation 
scheme w1ll depend on the techn1cal feas1b1l1ty (and economlcs) of developing 
"super11near" power amp11f1ers w1thout 1ncurring unacceptable penalt1es in 
power-added efflc1ency. Thls problem - the tradeoff between bandw1dth and 
llnearlty on the one hand and eff1clency on the other - wlll require thorough 
theoretlcal and experlmental exploratl0n. 
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TABLE II-2. SYSTEMS USING ADVANCED MODULATION CONCEPTS 
Feature 
Spread-Spectrum 
Mult~ple­
Carr~er 
Techn~ques 
Q-A (Quadrature-
Amplitude) 
Modulat~on 
Funct~on 
o Better spectrum ut~l~zat~on 
A/J (m~htary) 
• Better frequency ut~l~zat~on 
C. NEW CONCEPTS IN COMMUNICATION SATELLITES 
Component Requ~rement 
Spec~al ampl~fiers 
(broadband) of st~ll 
undeterm~ned 
l~nearity 
Spec~al transponder 
components (f~lters, 
mult~plexers) 
Mult~code s~ngle-code 
dev~ces 
Sw~tch~ng between trans-
ponders for frequency 
hopp~ng 
"Superl~near" ampl~fier 
development 
Gigab~t-rate s~gnal 
process~ng 
The concept of a "reconf~gurable transponder" (see table 11-3) may prove 
to be of cons~derable s~gn~f~cance ~n future systems. The ~dea ~nvolves 
adapt~ng a spaceborne transponder for the transm~ss~on of part~cular s~gnals 
upon command from a control stat~on on Earth. Thus a transponder may be 
reconf~gured to carry a TV s~gnal rather than a mult~plic~ty of vo~ce s~gnals; 
~t may be changed from a s~ngle-carr~er un~t to a mult~carr~er transm~tter; or 
the power ~t transm~ts may be adjusted upward or downward for a part~cular 
transmission. The bas~c technology for such an arrangement may already exist: 
Dual-gate FETs are capable of amplltude/galn control over wlde ranges, whlle 
bandwidth control may be achieved by the use of sw~tched f~lter stages or 
electronically adjustable act~ve f~lters. 
The other new concept that may be appl~ed in commun~cat~on satell~tes of 
the future ~s that of the RCA Solar Microwave Array Technology (SMART), also 
called "solar blanket" or "sandw~ch concept" ~n the past. The ~dea ~nvolves a 
structure hav~ng solar cells on one s~de and m~crowave modules on the other, so 
that dc power d~str~but~on problems are el~m~nated, graceful degradation of the 
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antenna array 1S ach1eved, and d1fferent beam shapes can be obta1ned by proper 
phas1ng of the antenna element clusters. The major problem w1th such an 
arrangement is the necess1ty of s1multaneously ma1nta1n1ng solar illuminat10n 
on the solar-cell s1de of the structure and or1entation toward the Earth (or 
another satellite) of the m1crowave-module s1de. Mechan1cal solut10ns to th1s 
problem have been worked out, but they w111 need deta1led des1gn and experi-
mental ver1f1cat10n. As to the SMART concept itself, extens1ve technology 
development for a specific appl1cation w111 be requ1red. An 1ntersatel11te 
link operating at a m1111meter wavelength and requ1ring relat1vely little power 
may well serve as the test structure for demonstrat1ng the feas1b111ty of th1s 
approach. 
Feature 
"Reconf1gurable 
Transponder" 
SMART (Solar 
M1crowave Array 
Technology) 
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Ill. TASK 2: PRESENT STATUS OF TECHNOLOGY 
Th1s sect10n reV1ews the present status of III-V compound technology as 1t 
perta1ns to space commun1cat10ns systems. Emphas1s has been placed on mater1als 
and d1screte dev1ce technology since this forms the bas1s of m1crowave and 
d1g1tal 1ntegrated C1rcu1ts. We have attempted to project future trends and 
have 1ncluded a sect10n on the exploratory development that is being undertaken 
in many laborator1es. 
The f1eld of III-V compound m1crowave and g1gab1t-rate logic technology 1S 
currently very act1ve. We have tr1ed to include most of the results publ1shed 
up to early 1982. The trends d1scussed 1n thlS secl10n are bel1eved to be 
reasonably accurate; some better data may be ava1lable that we have m1ssed. 
The extens1ve l1terature references prov1ded are representat1ve rather than 
complete or 1n histor1cal order. 
We bel1eve that a major change 1S occurr1ng 1n III-V compound technology. 
The major attract10n of GaAs for m1crowave and g1gab1t-rate d1g1tal ICs until 
recently was ma1nly the super10r sem1conduct1ng propert1es of GaAs and not 1tS 
fabr1cating technology. New materials growth techn1ques such as molecular-beam 
epltaxy (MBE) and metal/organ1c chem1cal-vapor depos1t10n (MOCVD) perm1t an 
unprecedented complex1ty, flex1b1l1ty, and d1vers1ty 1n III-V compound growth. 
Th1s technolog1cal strength, 1n add1t10n to super10r fundamental sem1conduct1ng 
propert1es, prom1ses to make III-V compound research an exc1t1ng and useful 
endeavor 1n the mld-1980 to 2000 t1me frame. 
A. MATERIALS TECHNOLOGY 
1. Bulk Growth of Sem1-Insulating (SI) GaAs and InP 
The demand for GaAs substrates 1S currently be1ng d1ctated by m1crowave 
and g1gab1t-rate lOg1C appl1cat10ns. With the development of the GaAs FET and 
the evolution of technology toward an Integrated-c1rcu1t format for both l1near 
m1crowave and g1gab1t-rate 10g1c appl1cat10ns, th1s demand 1S for the sem1-
1nsulat1ng (SI) form of GaAs. These developments have led to a renewed 1nterest 
In both the technology of bulk SI GaAs growth and the phys1cs of SI GaAs. The 
f1rst conference on sem1-1nsulat1ng III-V mater1als, attest1ng to the research 
act1v1ty 1n th1s area, was held 1n Nott1ngham, England, 1n 1980 [1]; the second 
conference was held in Apr1l 1982, 1n France. 
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Before these developments, the dr1v1ng force beh1nd the bulk growth of 
GaAs was the demand for h1ghly conducting n+ substrates for llght-em1tt1ng 
d10des (LEDs). The LED substrate requ1rements are much less str1ngent than for 
m1crowave appl1cations, and the most popular methods for substrate growth were 
the "boat growth," horizontal Br1dgman, or gradient-freeze techn1ques. Some 
llquid-encapsulated Czochralsk1 (LEC) substrates were also ava1lable but the 
boat-growth methods were more econom1cal and adequate for LEDs and m1crowave 
+ devlces that use n substrates (d1screte transferred-electron devlces and 
+ IMPATTs). The 1nadequac1es of n substrates could also be overcome very eas1ly 
+ by the epltax1al growth of an n "buffer" layer. At that time the demand for 
SI GaAs was not very high; the materlal was used for making samples for Van der 
Pauw measurements and for some research carrled out on GaAs FETs. 
Wlth the development of the GaAs FET and the demonstrat10n of 1tS potentlal 
for low-nolse and medlum-power ampllf1ers, llnear ICs, and glgablt-rate lOglC 
ICs, the demand for SI GaAs 1ncreased. Until recently, most SI GaAs was obtained 
by addlng sufflC1ent Cr to the melt to render the materlal insulatlng. Boat-
grown, Cr-doped GaAs was not very reproduclble, belng sometlmes seml-lnsulatlng, 
somet1mes p type, and often wlth dlfferent spatially segregated regions. Other 
problems 1nclude surface converS10n dur1ng epltax1al growth, fast-d1ffuslng 
deep-level acceptors, etc., lead1ng to poor electron moblilty part1cularly at 
the actlve layer-substrate 1nterface. The development of 10n lmplantatlon lnto 
SI GaAs has put even more str1ngent requlrements on the un1form1ty and stablilty 
of the substrate. Thls has led to 1ncreased effort on both Br1dgman and LEC 
systems to 1mprove substrate quallty. A development that prom1ses to have a 
major lmpact on SI GaAs growth 1S the Melbourn h1gh-pressure LEC puller manu-
factured by Metals Research, Ltd., England. Thls crystal puller was developed 
at Metals Research and relles strongly on the research effort at the Royal 
Slgnals and Radar Establlshment, England. 
a. Substrate Requirements 
Before a br1ef descrlpt10n of current research 1n bulk GaAs growth, the 
major requ1rements on SI GaAs substrates for mlcrowave and glgab1t-rate 10glC 
are presented. 
(1) The most ObV10US requ1rement 1S that an ample supply of reproduclble, 
large-area (~80-mm dlam) substrates be avallable. A number of systems houses 
(captlve supply) and vendors have 1nvested 1n LEC equ1pment, and a larger 
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quant1ty of SI GaAs substrates 1S now becom1ng ava11able. Desplte promlsing 
1nd1cat10ns about 1mprov1ng qua11ty, problems still occur 1nterm1ttently. 
(2) The res1stlvity of the SI GaAs substrates must be suff1c1ently h1gh 
7 (p ~ 10 n·cm) and must not degrade after process1ng steps such as ep1taxy 
and/or 10n 1mplantat10n and annea11ng. Current research lnd1cates that th1s 
requ1rement imp11es that the background shallow donor and acceptor levels 
15 -3 
should be sufflclently low (~10 cm ) [2,3]. 
(3) ObVlously the crystal perfectlon should be h1gh, especlally lnsofar 
as growth lmperfect10ns such as stacklng faults, lncluslons, prec1pltates, 
tWlns, low angle boundar1es, etc. are concerned. Intu1t1vely, one would also 
like the dlslocat10n dens1ty to be as low as poss1ble. The effect of dls-
location denslty on dev1ce Yleld and performance has not yet been unamblguously 
established.* It is plauslble, however, that dlslocatlons may act as slnks for 
lmpurltles and contribute to anomalous rapld d1ffus10n processes and lmpact 
devlce and IC rellab1l1ty [4]. Currently, boat-grown and LEC SI GaAs have 
3 4 4 5 -2 d1slocatlon denslt1es in the ranges of 10 -10 and 10 -10 cm ,respectlvely. 
(4) The substrate should allow the generat10n of abrupt carr1er proflles 
w1th high and controlled electr1cal act1vatlon and hlgh carrler mobllity by lon 
lmplantat10n and anneal. Th1s operatlonal requlrement lS dependent upon the 
prevlous factors and 1S also a funct10n of the 1mplantatlon and anneallng 
technlque. 
(5) Another operatlonal requ1rement lS that there be mln1mum trap-related 
phenomena at the actlve layer-substrate nelghborlng deVlces [7]. S1nce deep 
traps are used to render the substrate sem1-lnsulatlng, some backgatlng may be 
unavoldable and may have to be compensated for by device and/or circult des1gn. 
This is hampered by the fact that these effects vary from lngot to 1ngot. In 
fact, lf the crystal lS grown 1n a dlrect10n dlfferent from <100> and then 
(100)-or1ented wafers are cut, 1t wlll conslst of reglons freezing at dlfferent 
tlmes dur1ng growth. Trap-related effects may then vary across a substrate 
wafer. This requ1rement lS thus related to the preV10US ones, partlcularly 
that of reproduclbillty. 
*A recent publlcatlon, Nanish1 et al., Jpn J. Appl. Phys., vol. 21, no. 6, June 
1982, pp. L335-L337, indlcates that nonun1form threshold voltage dlstrlbutlon 
In GaAs FETs is related to the dlslocat10n denslty dlstr1but10n. 
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(6) As the quallty of 81 GaAs substrates lmproves and more complex ICs 
emerge, new requlrements arlse. One requlrement lS the avallablilty of large-
area (60- to 80-mm diam) regularly shaped wafers. Most semiconductor process-
lng equipment lS developed for 81-based devlces and handles circular wafers. 
Boat-grown 81 GaAs usually has a characteristlc D shape; some rectangular 
crystals are now becoming available [8]. <lll>-pulled LEC 81 GaAs when cut to 
(100) has an eillptlcal shape. Recent work has shown that LEC <100>-pulletl 
crystals of high qual1ty can be grown to yield clrcular (100) wafers 60-80 mm 
in dlameter, that can be provided with a <110> flat - looking much like a con-
ventl0nal Sl substrate [2,3]. 
The above fundamental and operational requirements must be met before a 
vlable and cost-effectlve microwave and glgabit-rate technology can be realized. 
The theoretlcal understand1ng of 81 GaAs must 1mprove so that growth technology 
can be refined. As d1scussed by Wh1te [9], this 1S a circular requ1rement, 
since reproducible 81 GaAs of good crystal qual1ty must be ava1lable before 
one can character1ze the wafers w1th conf1dence. Emp1rical research has now 
reached a stage wherein a more systemat1c approach to the development of SI 
GaAs growth can be undertaken. 
b. Bulk Growth of SI GaAs 
The bulk growth of 81 GaAs is descr1bed br1efly to prov1de a baseline for 
d1scusslng current research. Thls description 1S not meant to be exhaust1ve. 
The 1ntr1nsic carr1er concentrat10n in GaAs at room temperature (300 K) 1S 
about 2-3x107 cm- 3 [10]. Barr1ng some unforeseen breakthrough, the control on 
impur1t1es requ1red to grow 1ntrins1c material does not appear feas1ble in the 
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near future. In fact, the control on shallow donors and acceptors at a 10 -cm 
level to achieve so perfect a compensatlon so as to p1n the Ferm1 level at 
m1dband 1S unl1kely. The most common method for real1zing SI GaAs would still 
be the use of deep acceptors (donors) to more than account for the net residual 
shallow donors (acceptors). The most common deep-level 1mpur1t1es are Cr 
acceptors, 0 donors, and deep-level native defects (e.g., EL2 [2]). The 
theoret1cal model1ng of 81 GaAs 1S complex because of the multivalent nature of 
1mpur1t1es such as Cr [9,11,12]. The 1nv1ted papers at the 1980 Conference on 
Sem1-insulat1ng I1I-V Compounds deal w1th these problems 1n some deta11 w1th 
many references [1]. At any rate, lt is clear that one major requirement 1S to 
15 -3 
m1n1m1ze the net shallow 1mpur1ty levels ln bulk-grown GaAs to 10 cm or 
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lower so that a m1n1mum, controlled amount of deep-level 1mpurit1es can be 
introduced to obta1n stable and reproduc1ble SI 1ngots. The most common 
shallow-level impurity is Si, usually from the quartz growth equ1pment. 
GaAs growth technology is cons1derably more complex than that of Si since 
one is dea11ng with b1nary-phase equ1libria and a highly volat1le (As) component. 
Accurate control of As vapor pressure 1S necessary to ma1ntain GaAs st01chio-
metry and crystal perfect10n. The growth process consists of two basic steps: 
First, GaAs 1S compounded by the use of ultrahigh-purity Ga and As. Th1s is 
followed by single-crystal growth. 
1. Boat Growth: In th1s method the compound1ng is carr1ed out by re-
acting 6/9's Ga with As vapor (generated from 6/9's As) at elevated tempera-
tures 1n sealed h1gh-pur1ty quartz ampoules. Typically, an As reserV01r at one 
end of the ampoule 1S heated to about 600°C, result1ng 1n about 1 atm of As 
vapor pressure. The control of As vapor pressure 1S essential for obtaining 
stoichiometr1c GaAs [13]. The As vapor reacts at about 1260 0 C w1th Ga metal 
located in a quartz boat at the other end of the ampoule. After complete 
reaction of Ga, single-crystal growth 1S started by programmed coo11ng (gra-
dient-freeze techn1que) or by moving e1ther the furnace or ampoule to prov1de 
the requisite temperature grad1ent (hor1zontal Br1dgman). The melt can also be 
seeded appropr1ately. F1gure 111-1 is a schemat1c of a bas1c hor1zontal Bridgman 
system. Many var1ants of the basic system, such as the use of three temperat-
ure zones, are employed. The Br1dgman technique can be automated easily, 
requ1res m1n1mum superV1S10n, and requires less cap1tal outlay than the LEC 
system. 
The major problem 1n boat-grown GaAs 1S due to the contact between the 
melt and the boat. Quartz is the most commonly used mater1al lead1ng to Si 
contam1nation. S1 contam1nat10n 1S also a function of As pressure, decreasing 
with increasing partial pressure [14]. The d1slocation dens1ty, however, 
appears to 1ncrease w1th As part1al pressure [15]. Dop1ng of the boat-grown 
mater1al 1S carried out by add1ng the dopant (Cr for SI GaAs) to the Ga melt. 
In a later subsect10n we w1ll compare the residual impurit1es 1n boat-grown and 
LEC 81 GaAs. As ment10ned ear11er, boat-grown GaAs is 1rregular in shape 
(i.e., D-shaped), but some rectangular <110> 1ngots are also be1ng grown [8]. 
Table 111-1 lists some vendors of boat-grown SI GaAs and the characterist1cs 
of the1r material taken from specif1cat10n sheets. 
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EXCESS As 
.. 
FURNACE TRAVEL 
FURNACE 2 
-1200°C 
SEED 
Flgure III-I. The horlzontal Brldgman technlque for GaAs wlth 
the temperature proflle in the double furnace. 
11. Llquld-Encapsulated Czochralskl (LEC) Growth: In the Czochralski 
method, a cruclble lS used to contaln the melt. A seed held by a rod lS dlpped 
partially lnto the melt and, after equlllbratlon, the seed lS pulled by the rod 
(hence the term "pulled crystal") whlle the rod lS rotated at an appropriate 
rate. Sometlmes the cruclble lS rotated too. Rotatlon of the seed and cruclble 
is employed to opt1mlze composltl0nal and thermal homogenlzatl0n of the melt 
and to control crystal geometry. ThlS baslc conflguration must be modifled to 
grow crystals that have a volatlle component (e.g., III-V's) by completely 
coverlng the melt wlth an lnert-llquld encapsulant and malntainlng an lnert-gas 
pressure hlgher than the equlllbrlum dlssoclatl0n pressure of the most volatile 
melt constltuent. The llquld-encapsulated Czochralski (LEC) technique was 
flrst applled to the growth of PbTe and PbSe by Metz et al. [16] ln 1962 and 
employed by Mullln et dl. [17] ln 1965 for III-V compounds. The requirements 
of the encapsulant are that lt should be less dense than the melt (e.g., it 
should float on the melt) and be optlcally transparent and chemlcally stable. 
BorlC oXlde, B203 , has proved to be the most successful materlal for III-V 
compound growth. 
The conventl0nal LEC technlque for the growth of GaAs conslsts of two 
separate steps: V1Z., compoundlng and crystal growth [13]. The lncreased 
handllng lnvolved ln thls technlque leads to considerably higher impurltles 
than those found ln boat-grown materlal. The development of hlgh-pressure LEC 
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N 
o 
Vendor 
Crystal 
Spec1al-
ties, 
Inc. 
Res1st1v1ty 
en'cm) 
Sum1tomo 107-108 
Electr1c 
Industries, 
Ltd. 
Table III-I. COMMERCIALLY AVAILABLE BOAT-GROWN SI GaAs* 
Dopant 
Cr 
Cr-O 
Shape/S1ze 
D/54 mm 
x 35-50 mm; 
Rectangular/ 
50-55 mm 
x 35-45 mm 
D/54 mm 
x 27 mm 
D1slocat1on 
-2 Density (cm ) 
5 x 103-105 
Var10us 
grades 
Res1dual Impur1t1es (ppma) 
Si B 
Not suppl1ed 
0.3-1 Not 
deter-
mined 
Cr Fe 
0.01-
0.03 
*Data supplied by vendors in response to questionna1re. Some vendors d1d not respond. 
Vendor Comments 
Horizontal Bridgman -
quartz apparatus; 
<l11> grown 
Three temperature zones. 
Horlzontal Br1dgman -
quartz boat; type IV 
material - no thermal 
conversion after 800°C 
anneal - circular wafers 
under development - <Ill> 
grown 
pullers (The Melbourn, developed by Metals Research, Ltd., England) has led to 
a d1rect synthes1s process where1n compound1ng 1S also carr1ed out under a B203 
melt under an 1nert-gas pressure of 55-60 atm. In situ compound synthes1s is 
possible from elemental Ga and As since B203 melts before s1gnif1cant As loss 
occurs (~4500C). Compound synthesis occurs exothermally at 820°C under 55-60 
atm of 1nert-gas pressure to prevent d1ssoc1ation. Crystal growth can then be 
started from the stoich10metr1c melt by seed1ng and pulling the crystal. 
The Melbourn LEC equipment is being adopted by many substrate vendors and 
systems houses for the growth of GaAs, GaP, and InP substrates. The puller 
(fig. I1I-2) cons1sts of a res1stance-heated, 6-1n.-d1am crucible capable of 
hold1ng up to 10 kg of charge, and can be operated at pressures up to 150 atm. 
A closed-circuit TV system 1S used to V1ew the melt w1thin the h1gh-pressure 
vessel. A h1gh-sens1t1vity we1ght cell cont1nuously weighs the crystal dur1ng 
growth and prov1des a d1fferent1al-we1ght s1gnal that can be used for manual 
d1ameter control. An automat1c d1ameter-control techn1que uS1ng a d1ameter-
control d1e made of S13N4 (called the "coracle fl ) float1ng on the melt has been 
developed for <111>-or1ented growth. This process cannot yet be used for 
<100>-oriented growth because of tW1nn1ng problems. <100>-grown crystals are 
centerless ground, cut into round (100) substrates, and provided w1th a <110> 
flat [2,3]. C1rcular substrates w1th diameters ranging from 50 to 80 mm have 
been grown [2,3] and are available commerc1ally. 
PULLROO 
PRESSURE VESSEL 
SINGLE-CRYSTAL GaAs 
~rT---t-t--PBN OR SILICA CRUCIBLE 
BORIC OXIDE ENCAPSULANT 
GRAPHITE HEATER 
ROTATING SUPPORT ROO 
Figure III-2. Schemat1c of LEC system. 
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The use of quartz cruc1bles for compounding GaAs and grow1ng s1ngle 
crystals leads to substant1al incorporatIon of Sl. Sl can act as eIther a 
shallow donor or acceptor (1.e., be incorporated on a Ga or As sIte) 1n GaAs, 
depend1ng on the spec1fic growth conditIons, and can prevent the attainment of 
high-resistiv1ty undoped and/or Gr-doped materIal. A recent development is 
the use of either pyrolytic boron nitrIde (PBN) crucible liners or PBN crUC1-
bles. Some researchers claim that the residual impurities in PBN-grown LEG SI 
GaAs are lower than In quartz systems [3], wnil~ others Indlc~te th~t there is 
no significant difference [2]. In pr1nc1ple, a PBN cruc1ble is more des1rable 
since it removes a source of Si. 
It has been reported that large-dIameter (~80 mm) LEG GaAs crystals are 
usually characterized by radially nonunIform dIslocatIon distribut10n with a 
4 5-2 
maximum 1n the 10 - to 10 -cm range [2,3]. <111> and <100> 1ngots free from 
m1crostructural defects such as tW1ns, inclusions, and precipitates have been 
achieved. Coracle-controlled <111> crystals w1th ±4% d1ameter var1atlon have 
been real1zed [2,3]. The major d1slocat1on generat10n mechan1sm is bel1eved 
to be due to thermal stresses [18], and most dlslocat10ns are 1n the reg10n 
close to the outer per1phery of the boule [18]. D1slocat10n-free small-
d1ameter (1.5 cm) crystals have been reported [19]. A current research goal 
is to reduce the dislocat1on dens1ty. 
Papers from laboratories where both LEC growth and device fabrlcat10n 
research are be1ng carrIed out cla1m that the undoped and Cr-doped LEG sub-
strates are super10r to most boat-grown SI GaAs substrates insofar as direct 
ion-1mplantat10n Y1eld 1S concerned [2,3]. Research at laborator1es that use 
commerc1al d1rect-synthes1s LEG mater1al, however, does not prov1de clear-cut 
answers. Th1s 1S perhaps 1nd1cat1ve of the fact that the qual1ty of com-
merc1ally available LEG substrates 1S not yet as h1gh as that 1n research 
laborator1es. Table 111-2 11sts some vendors that sell LEC SI GaAs. The large 
investment 1n the LEG process 1S expected to pay d1v1dends in about the next 
f1ve years. 
c. Residual Impur1t1es 
It 1S des1rable that the SI GaAs substrates have low shallow 1mpurity 
15 -3 level denSIty (~10 cm ) so that a mInImum controlled dens1ty of deep levels 
1S requ1red to render the material 1nsulat1ng. Since there 1S cons1derable 
movement of deep level causing 1mpur1t1es (e.g., Cr) dur1ng process1ng (e.g., 
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N 
W 
Vendor 
Coml.nco 
Amerl.-
can 
Ml.cro-
wave 
Assocl.-
ates 
Resl.stl.Vl.ty 
(O·cm) 
Metals 
Research 
Ml.tsubl.-
shl. 
Metal 
Corp. 
Wacker 
Sl.l-
tron-
l.C 
Corp 
Suml.tomo 
Electrl.c 
Ltd 
None 
None 
Cr 
None 
Cr 
Cr 
Cr,O 
Cr-O 
Table 111-2. COMMERCIALLY AVAILABLE LEC 81 GaAs* 
Shape/Sl.ze 
Dl.slocatl.on 
-2 DenSl.ty (cm ) 
Cl.rcular/ 
50-, 60-, 
75-, and 
60-, 75-, 
and 100-mm 
dl.am wl.th 
flats 
Cl.rcular/ 
75-mm dl.am 
Cl.rcular, 
75-mm dl.am 
Cl.rcular/ 
75- to 100-mm 
dl.am wl.th 
(110) flat 
Cl.rcular/ 
75- to 100-mm 
dl.am wl.th 
(100) flat 
Cucular/ 
50- to 75-mm 
dl.am 
Cl.rcular/ 
40-mm dl.am 
wl.th (110) 
flat 
Cl.rcular/ 
40- to 55-
mm dl.am 
o 5-5x105 
0.5-1x105 
0.3-1x105 
Resl.dual Impurl.tl.es (ppma) 
B Cr Fe 
.Not supplJ.ed 
.. Not supplJ.ed ..•. 
Vendor Comments 
In Sl.tu compoundl.ng, PBN crucl.ble, 
<100> axl.s, Melbourn puller 
0.01 0.5 Not Not LEC, both quartz and PBN, 
deter- deter- l.n Sl.tu compoundl.ng 
ml.ned ml.ned 
.. Not supplJ.ed 
o 05 0 5 o 015 
Not suppll.ed . . . 
o 1 o 03 o 1 0.01 
Pulled <100> or <Ill> -
customer optl.on 
LEC quartz, developl.ng PBN, 
<100> growth axl.S, no converSl.on, 
850°C, 15-ml.n anneal 
LEC quartz and PBN, both separate 
and l.n Sl.tu compoundl.ng 
LEC quartz, Suml.tomo puller, PBN 
under development, separate 
compoundl.ng, l.D Sl.tu under 
development, <100> growth aXl.S 
;"Data suppll.ed by vendors l.n response to questl.onnal.re Some vendors dl.d not respond 
due to ImplantatIon and annealIng), the presence of a large amount of shallow 
ImpurItIes can cause materIal type converSIon and its attendant problems [20]. 
There IS, therefore, a large effort In many laboratorIes to measure the atomIC 
concentratIon of resIdual ImpurItIes by secondary ion mass spectrometry (SIMS), 
and the electrical concentratIon of deep-level ImpurItIes by the many forms of 
deep-level trap spectroscopy (DLTS) [2,3]. 
Table 111-3 summarIzes SIMS measurements made on SI GaAs and reported In 
the 1lLerature. The results for LEC/PBN, LEe/quartz, ~nd boat-grown materIal 
are Included. These represent data reported early In 1981 and are thus Indica-
tIve of the qualIty of the best materIal avaIlable in 1980. We belIeve, 
however, that thIS is not Indicative of typIcal commercIal materIal quality. 
Note that data In table 111-3 Include results from captIve material growth 
centers and (unIdentIfIed) commercIal sources. The prelimInary conclusIons to 
be drawn from table 111-3 are as follows: 
(1) The SI content In dIrect-synthesis LEC SI GaAs IS faIrly low for both 
PBN and quartz-cruclble-grown materIal. In general, the material grown In PBN 
crucibles has lower SI than quartz-cruclble-grown GaAs. The SI content of 
commercIally avaIlable LEe SI GaAs appears to be hIgher than that of materIal 
grown In research laboratorIes by a factor of 5 or more. It must be noted, 
however, that the sample SIze is relatIvely small. 
(2) The SI content In boat-grown GaAs is higher than that In LEC GaAs 
grown at research laboratories. The situatIon for commercially available LEC 
and boat-grown material IS not so clear cut. 
(3) S, a group VI atom (donor), IS a signIfIcant impurIty in all bulk-
grown GaAs. S IS a common trace Impurity in hIgh-purIty As. 
(4) A hIgh concentratIon of B IS observed In LEC/PBN materIal. ThIS B 
IS belIeved to be electrIcally neutral and does not contribute SIgnIficantly 
to Ionized ImpurIty scatterIng [21]. It IS interestIng to note that one labo-
ratory [2] quotes B concentratIon for LEC/PBN materIal almost two orders of 
magnItude lower than another [3]. Boat-grown materIal has a considerably 
lower B concentratIon. 
(5) The resIdual Cr concentratIon In undoped LEC/PBN IS close to the SIMS 
detectIon lImit. One example of a commercial LEC/quartz undoped GaAs has about 
1015 cm-3 of Cr. LEC/quartz undoped materIal grown at research laboratorIes, 
agaIn, has Cr levels close to the SIMS detectIon lImIt. 
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Table III-3. TYPICAL RESIDUAL IMPURITY LEVELS IN SI GaAs (1980-1981) 
Concentration: atoms x 1015 -3 cm 
Cr~stal T~Ee Cr Si S B Mn Fe ~ DOE ant Ref. Comments 
-k "l\"·k 
NCVt LEC/PBN 0.4 0.5 1 500 0.8 NM 0.7 None [3] 
0.2 1.9 5 3.4 1 2.3 3.2 None [2] NCV 
5 0.4 3 200 0.8 NM 4 Cr [3] NCV 
LEC/Quartz 0.8 1 2.5 0.7 1 2.5 4 None [2] NCV 
0.5 0.8 1 2 0.6 NM 0.3 None [3] NCV 
1 40 4 1 1 NM 2 None [3] FCVtt 
20 1 2 1 0.8 NM 0.2 Cr [3] NCV 
10 0.8 1 2 0.7 NM 0.5 Cr [3] NCV 
20 5 6 2 3 NM 2 Cr [3] FCV 
60 8 4 2 2 NM 3 Cr [3] FCV 
Boat-Grown 20 8 3 0.1 1 NM 2 Cr [3] FCV 
40 6 6 0.6 1 NM 1 Cr [3] FCV 
20 5 3 1 2 NM 1 Cr [3] FCV 
20 5 4 0.2 <0.5 3 0.27 Cr [2] FCV 
SIMS Detec- 0.4 0.3 0.3 0.01 0.7 1 0.3 
tlon Llmlt 
.'. *~Llquld-encapsulated Czochralskl/pyrolitlc boron nitride. 
tNot measured. 
Not commerclal vendor (average values). 
ttFrom commerclal vendor. 
N 
VI 
(6) The Cr content 1n Cr-doped boules found sU1table for 10n 1mplantat10n 
generally l1es 1n the range 2-4xl016 cm-3 at the seed end and 1ncreases up to 
1017 cm-3 toward the tang end. Th1s p01nts out the desirab1lity of pul11ng 
<100> 1ngots; <100> Cr-doped wafers cut from <111> pulled 1ngots w1ll have 
vary1ng Cr concentrat1on across the1r area 1n add1t10n to var1ations from wafer 
to wafer. 
(7) The lower res1dual donor content in LECjPBN mater1als allows the use 
15 -3 15-3 
of lower Cr dop1ng (3xIO cm seeq, 6xlO cm tang) to obta1n SI GaAs SU1t-
able for 10n 1mplantat10n [3]. 
(8) It 1S as yet not poss1ble to obta1n an accurate evaluat10n of the 0 
16 -3 
content 1n SI GaAs by SIMS. Tentat1ve values are 1n the m1d-IO -cm range. 
In summary, the res1dual 1mpurit1es 1n d1rect-synthes1s LEC mater1al 
appear to be decreas1ng as t1me goes on. The commerc1ally ava1lable material 
1S not of as h1gh a qual1ty as that reported by research laborator1es. The 
major research effort in bulk-growth technology 1S to decrease residual impur1ty 
levels, decrease d1slocat10n dens1ty, 1mprove the un1form1ty and yield of SI 
GaAs substrates, and develop operat10nally s1mple techn1ques for the assessment 
of substrate qua11ty. In add1t10n, there 1S renewed 1nterest 1n understanding 
the physics of SI GaAs S1nce the mater1al qua11ty 1S 1mprov1ng to the extent 
that mean1ngful results can be obta1ned. Th1s w1ll, 1n turn, help 1n 1mproving 
SI GaAs qual1ty. 
d. Bulk Growth of InP 
The bulk growth of s1ngle-crystal InP 1S much more diff1cult than that of 
GaAs. Y1elds have been low because of the tendency of LEC InP to tW1n (1.e., 
grow 1n two or more orientat10ns 1n the same boule). The development of the 
crystal growth process for InP 1S cons1derably less advanced than that for GaAs 
and GaP, ma1nly because the latter two were in1tially financed by an expand1ng 
d1splays market. The technology of bulk InP growth has recently, however, 
improved to the p01nt where reasonable Y1elds can be obta1ned. The p10neer1ng 
research was aga1n carr1ed out by Metals Research 1n UK. A review art1cle by 
Rumsby et al. [22] presents the current state of the art. 
Wh1le boat-grown s1ngle-crystal InP has been reported [23,24], most 
current commercially ava1lable InP substrates are grown by the LEC process. 
Separate compound1ng of InP charge 1S carried out [22,25]. OW1ng to the h1gh 
decompos1t10n part1al pressure of P, synthes1s of InP at the st01ch10metr1c 
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pressure requlres a hlgh degree of partlal-pressure control for P to avold 
explosl0ns. Polycrystaillne charge lS usually compounded at a lower tempera-
ture In a manner analogous to horlzontal Brldgman [25] or zone meltlng [22]. 
LEC growth lS then carrled out, usually In reslstance-heated pullers of the 
Melbourn type. <100> crystals of 850- to 3000-g welght have been pulled [22]. 
Seml-insulatlng InP has been achieved by Cr-doping [26]. The solubl11ty 
of Cr 1n InP 1S low, however, and very low background impur1ty levels must be 
ach1eved for successful Cr dop1ng. Fe dop1ng 1S a much less demand1ng alter-
nat1ve [27] and is almost un1versally used. Rumsby et al. [22] present typ1cal 
resldual-lmpurity data. Table 111-4 llStS the characterlstlcs of Fe-doped InP 
that lS commerclally aval1able. Clrcular (100) wafers up to 80 mm in dlameter 
can be obtalned. SI InP substrates are three-to-four tlmes more expenslve than 
SI GaAs substrates. 
2. Epitax1al Growth 
Epltax1al growth lS perhaps the best-developed technology at th1s time for 
the realization of h1gh-qual1ty nand p layers of GaAs and other III-V com-
pounds. Ion-lmplantatlon technology, because of ltS flex1bl1lty, lS now 
challenging the supremacy of epltaxy, partlcularly 1n GaAs. ThlS sectlon will 
brlefly describe the various epltaxlal technlques currently ln use for the 
growth of III-V compounds for mlcrowave and glgablt-rate lOglC appllcatl0ns. 
The epltaxlal growth of III-V compounds dates from the early 1960s. 
Wlillams and Ruehrwe1n descrlbed the growth of GaAs and GaAs l P uSlng the -x x 
hydrlde vapor-phase-epitaxy (VPE) system ln 1961 [28]. Llquld-phase epltaxy 
(LPE) of GaAs was reported by Nelson ln 1963 [29]. In 1965, single-crystal 
growth of GaAs by the AsCl3 process was reported by Knlght and Effer [30]. In 
1968, molecular-beam epltaxy (MBE) was flrst reported by Davey and Pankey [31], 
and the metal/organic chemlcal-vapor deposltlon of III-V's was reported ln 1969 
by Manasevlt and Slmpson [32]. Major advances ln all of these epltaxial tech-
nlques have occurred Slnce then. The drlvlng force behlnd most developments in 
epitaxy was a need for devlce-quallty materlal for microwave and electro-optlc 
devices. The need to engineer sUltable materlal for llght sources and detectors 
covering a large range ln wavelength (vislble and IR) has led to the development 
of heteroepltaxlal growth technlques for III-V compound ternary and quaternary 
alloy heterostructures lattlce-matched to blnary III-V substrates 11ke GaAs and 
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00 Table 111-4. CHARACTERISTICS OF COMMERCIAL SI InP SDBSTRATES* 
Res1st1v1ty D1slocat10n_2 Res1dual Imrur1t1es (rrma) Vendor (n· cm) ~ant Share/S1Ze Dens1t.x...",<cm ) S1 B Zn Fe 
Metals 'Vl07 Fe C1rcular/ 4-10xlO 4 0.1 0.2 0.02 1-2 
Research 80-mm d1am 
Sum1tomo >106 Fe C1rcular/ 'V5xl04 0.03 <0.03 0.8 
Electr1c 50-mm d1am 
Ltd. 
M1tsub1sh1 'Vl07 Fe C1rcular/40- 'V5xl0
4 
.... . Not ava1lable ..... 
Metal to 45-mm 
Corp. d1am 
CrystaCom, 'Vl07 Fe 'Vl04 ..... Not ava1lable . .... 
Inc. 
Var1an 'Vl07 Fe 5xl04 .... . Not ava11able ..... 
ASSOC1-
ates 
106 Cr 
*Data supp11ed by vendors. 
Vendor Comments 
Separate compound1ng, 
<100> or <Ill> pulled 
Sum1tomo LEC system, 
quartz cruc1ble 
LEC quartz, separate 
compound1ng, <100> 
pulled 
<111> pulled crystal, 
40-mm diam 
LEC - no further 
details 
No further deta1ls 
InP [33,34]. These alloy heterostructures may flnd potentlal microwave and 
glgablt-rate lOglC appllcatlons [35,36]. 
a. Vapor-Phase Epltaxy (VPE) 
The VPE growth technlque is currently the domlnant epltaxlal growth 
technlque used ln lndustry to obtaln n- and p-type GaAs, InP, and ternary and 
quaternary III-V alloys. The VPE processes used can be subdlvlded lnto (1) 
chlorlde and (il) metal/organlc chemlcal vapor depositlon (MOCVD) processes. 
The chloride processes are more developed than the MOCVD process but lmportant 
gains are being made ln MOCVD. VPE is a flexible process, and nand players 
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varylng ln concentratlon from mld-10 to 10 cm and thlcknesses ranging 
from a fractlon of a mlcrometer to 100 ~m can be grown. VPE systems are 
relatively easy to scale up, and several productlon-oriented systems are 
available [37,38]. A large body of llterature exists on the VPE of III-V 
compounds, and speclallst conferences are held on the subject annually and 
biennlally. A general tutorlal reVlew of VPE can be found ln Volume III of the 
Handbook on Semlconductors [39] 
VPE lS, ln many respects, stlll an emplrica1 technology. There is a need 
for more baS1C knowledge of many different aspects of VPE, and a conslderable 
amount of work lS belng carrled out ln unlversltles and lndustrlal laboratorles 
throughout the world. Our dlScusslon wlil be devlce-oriented and almed at the 
speclflc mlcrowave and glgabit-rate IOglC applicatlon. 
1. Chlorlde VPE Systems: The two major chloride VPE systems of practlcal 
lnterest are as follows: 
(1) the Ga/AsCI3/H2 (and In/PCI3/H2) system ln whlch the AsCI3 (PC13 ) vapor 
ln H2 carrler gas is passed over heated Ga(In) at about 850°C. Ga(In) is thus 
transported as GaCI(InCI) and reacts wlth As(P) llberated from AsCI3 (PCI3) to 
form GaAs(InP) on a substrate at about 700-750 o C. ThlS method produces layers 
of very low lmpurlty concentratlon Slnce only two high-purlty chemlcals are 
used. Very hlgh purlty Ga, In, AsCI3 , and PCl3 are avallable. In some systems 
the Ga(In) source lS replaced by hlgh-purlty single-crystal GaAs (InP). 
(2) The hydrlde system ln which the As(P) is supplled as AsH3 (PH3) and 
the group III metal lS transported by reacting the metal wlth hlgh-purlty HCI. 
H2 lS used as the carrler gas. For growth of the blnary III-V compounds, three 
hlgh-purity source chemlcals (e.g., Ga, AsH3 , and HCI for GaAs) are requlred, 
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result1ng, 1n general, 1n h1gher amounts of residual 1mpur1t1es than are pro-
duced in the trichlor1de system. The gas-phase group III-to-group V rat10, 
however, can be controlled 1ndependently, lead1ng to higher flex1b111ty. This 
system 1S part1cularly suited to the growth of ternary and quaternary III-V 
alloys. 
The chlor1de systems have not proved generally successful for the growth 
of Al compounds because of the reactiv1ty of the AICI [40,41]. LPE and MOCVD 
are more sU1ted for the growth of Al-conta1n1ng compounds. 
i1. Tr1chloride Process: F1gure 111-3 shows a schemat1c d1agram of a 
"two-bubbler" tr1chloride system typ1cally used for the growth of GaAs for 
microwave device applications. We w111 briefly describe the GaAs growth system 
because of 1ts technological 1mportance. The system for the growth of InP 1S 
very sim1lar, and comments spec1fic to InP will be interjected where necessary. 
The chem1stry of th1s process has been descr1bed by Shaw [42], Hollan [43], 
DiLorenzo [44], and many others. 
aoo·c _, 700·C 
~~~~~==~~L~r-
LPJ "'- -EXHAUST ~~/==~~~~~~~~~~ Gar L-_--.... _______ ,,~ 
MAIN AsCI3/H2 
BYPASS AsCI3/H2 
DOPANT/H2 
" ~SUBSTRATE 
"'FURNACE 
F1gure 111-3. Two-bubbler AsC13/Ga/H2 CVD system [46]. 
The two-bubbler system f1rst descr1bed by Nozak1 et al. [45] and then Cox 
and DiLorenzo [46] 1S part1cularly sU1ted for the growth of GaAs on SI GaAs. 
AsCl3 1S contained 1n two thermostat1cally controlled bubblers (typ1cally at 
18-200 C). H1gh-pur1ty Pd-d1ffused H2 is passed through the bubblers to g1ve a 
-3 -2 10 -10 mole fraction of AsCl3 1n the gas stream. AsCI3/H2 from the "bypass" 
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bubbler enters downstream of the Ga source. The reactor tube 1S fabr1cated 
from h1gh-pur1ty synthet1c quartz, and the substrate 1S held at 700-750 o C. 
The major character1st1cs of this system are shown below. 
(1) In the source zone, AsCl3 decomposes to form As 2 , As 4 , and HCI. The 
HCI formed reacts w1th the source Ga (or GaAs) in a quartz boat to form GaCI. 
When a Ga source 1S used, As 1S 1n1t1ally taken up by Ga unt11 1t becomes sat-
urated and a thin crust of GaAs forms upon 1t. Th1S 1S known as source satura-
t10n and 1S a very important step. The Ga source must be completely covered by 
a GaAs skin, or the layer qual1ty degrades drast1cally. The problems of source 
saturation were f1rst descr1bed 1n deta11 by Shaw [42]. 
A similar source saturat10n step obta1ns for InP growth [43]. 
(2) The electr1cal purity of the layers grown 1S strongly dependent on 
the mole fract10n of AsCl3 1n the reactor. Th1S 1S the total AsCl3 mole 
-3 fract1on, i.e., the sum of the ma1n and bypass flows. At 10 mole 
16 -3 the background dop1ng (n type) 1S approx1mately 10 cm , while at 
fraction, 
-2 10 mole 
fract10n the carr1er level can be reduced to 1013 cm- 3 1n a well-des1gned 
system. Th1S mole fract10n effect has been shown to be due to the react10n of 
the HCI produced with the quartz (S102) reactor tube [44,47]. The volat1le 
chloros1lanes produced are reduced by H2 near the substrates, lead1ng to Si 
1ncorporat1on on donor (Ga) sltes. Theoret1cal and exper1mental studies show 
-n that Si 1ncorporat1on 1S proport10nal to p AsCl3 where nIles between 2 and 
3 [47]. 
A slm1lar mechan1sm obta1ns for the growth of InP, but r1gorous steps must 
be taken to exclude 02 and H20. 
(3) The carr1er concentrat1on can be var1ed by mole fract10n control or 
by the controlled addit10n of S, Sl, Se, etc. A vast body of 11terature exists 
on dopant 1ncorporat10n [47,48], surface morphology of layers [49], substrate 
or1entat1on effects [50], etc. 
(4) The two-bubbler method offers more flex1b111ty than the convent1onal 
slngle-bubbler system [45,46]. When the bypass flow 1S much h1gher than the 
ma1n flow, the substrate 1S etched 1n SltU. At a lower bypass flow rate, 
growth occurs at a h1gh AsCl3 mole fract10n and has low carr1er dens1ty. When 
such a layer 1S grown on a Cr-doped SI GaAs substrate, the out-dlffus10n of Cr 
from the substrate renders th1s layer sem1-1nsulat1ng. By term1natlng the 
bypass flow and dop1ng sU1tably, the act1ve layer 1S grown [45,46]. Thus a 
31 
"controlled-compensat1on" method can be used to grow h1gh-res1st1v1ty buffer 
layers for GaAs FET appl1cat1ons. 
(5) H1gh-res1st1v1ty buffer layers can also be grown by Cr-dop1ng with 
Cr02Cl2 as the dopant source [51-53]. Th1S method has some operat10nal problems 
Slnce Cr oX1des depos1t on the quartzware, caus1ng devitrificat1on. These 
problems can be solved by the use of appropr1ate 11ners of PBN or other 1nert 
mater1al [52]. In an elegant method descr1bed by Cox and D1Lorenzo, th1S 
deposlt serves as the dopant source and Cr 1S transported by pass1ng HCI over 
it [53]. A review of the ep1tax1al growth of SI GaAs can be found 1n ref-
erence 53. 
(6) The technology for the growth of p-doped layers 1S not as well de-
veloped as that for n-doped layers. A major reason for th1s 1S that most GaAs 
m1crowave deV1ces are major1ty-carr1er dev1ces, and the electron mob1lity 1n 
+ GaAs 1S h1gher than the hole mob111ty. The growth of h1ghly doped players 
for IMPATTs 1S relatLvely slmple; however, the growth of moderately doped 
p layers (e.g., for double-dr1ft IMPATTs) 1S not yet under control. Zn-doped 
p layers can be grown by use of the chlor1de, brom1de, or 10d1de. These methods 
requ1re precise temperatur~ and gas-flow control, and heated 11nes to prevent 
condensat1on before the mater1als reach the react10n zone [54]. Th1s makes 
growth of abrupt prof1les d1ff1cult. Zlnc alkyls can also be used to transport 
Zn. For low-doped p-Iayer growth, the generat10n of Zn 10dide by pass1ng HI 
over Z1nc arsen1de 1n the reactor hot zone appears proID1s1ng [54]. 
In summary, the tr1chlor1de process is fa1rly well understood, and slngle-
and multiwafer reactors that can handle 60-mm-diam and larger substrates are 1n 
operation 1n many laborator1es. Commerc1ally made reactors are also ava1lable 
[37,38]. By proper reactor des1gn, dop1ng and th1ckness un1form1t1es 1n GaAs 
layers of ±5% can be obta1ned; uniform1t1es of ±l% in th1ckness and ±2.5% 1n 
dop1ng have been reported [55]. High-qual1ty InP layers can also be grown. 
111. Hydr1de Process: As 1nd1cated earl1er, the hydr1de VPE synthesis 
techn1que that uses group V hydr1des and group III chlor1des by react1ng the 
metal w1th HCI 1S a very versatile process. Among a large number of III-V 
b1nary, ternary, and quaternary alloys grown by th1s process are, for example, 
GaAs, GaP, GaSb, GaN, lnAs, InP, Ga In l P, lnAs PI ,GaAs PI ,GaAs l Sb, x -x y -y y -y -y x 
and Gal In As PI [56]. US1ng appropriate 11ners, AI-conta1n1ng compounds 
-x x y -y 
such as, for 1nstance, AlAs, AlP, AIN, and Ga All As, have also been grown 
x -x 
32 
[56]. The MOCVD techn1que is, however, much super10r [41] for grow1ng Al-con-
ta1n1ng compounds. Our d1Scuss10n w1ll focus on the growth of GaAs, InP, 
Ga In As, and Ga In1 As PI that are used 1n or have potent1al for m1cro-x x x -x y -y 
wave and gigabit-rate technology for commun1cat1ons appl1cat1ons. 
We will br1efly descr1be the GaAs growth system, and insert appropr1ate 
comments about InP and GalnAsP growth. F1gure 1II-4(a) 1S a schemat1c d1agram 
of the GaAs reactor; figure 1II-4(b) is a schemat1c for the growth of GalnAsP 
alloys. A recent reV1ew of the growth of GalnAsP alloys for electro-opt1c and 
m1crowave applications w1ll be found 1n references 57 and 58, respect1vely. 
The key features of the hydr1de process are as follows: 
(1) React10n of the group III metal w1th h1gh-pur1ty HCI and then trans-
porting 1t as the chlor1de. Independent metal sources (e.g., Ga and In) are 
provided to grow alloys. The tYP1cai source temperature 1S 850°C. 
(2) The group V material 1S 1ntroduced downstream of the group III metal 
as the hydr1de (e.g., AsH3 , PH3). These hydr1des decompose and react w1th the 
group III chlorlde; the III-V compound 1S depos1ted on the substrate typ1cally 
at 700°C. The chem1stry of the CVD processes occurr1ng during synthes1s has 
been extens1vely stud1ed by Ban [59] by coupl1ng a t1me-of-flight mass spec-
trometer to a CVD reactor. 
(3) The n-type dop1ng can be controlled by the use of dopants such as S, 
Se, or Si (usually 1ntroduced w1th the group V hydride) 1n the form of a 
gaseous hydr1de such as H2S, H2Se, or SlH4 . 
(4) p-type doping can be carr1ed out w1th Zn. The comments made for the 
tr1chloride process are also appl1cable to the hydride system. 
1V. MOCVD Process: The f1rst demonstrat1on of the growth of GaAs by MOCVD 
was by Manasevit and Slmpson 1n 1969 [32]. Interest was rek1ndled 1n th1s 
process when Bass demonstrated the growth of mater1al of m1crowave dev1ce 
qual1ty [60]. Since then many h1gh-performance dev1ces have been real1zed by 
the use of MOCVD-grown maler1al 1nclud1ng solar cells, lasers, quantum well 
heterostructures, photocathodes, and GaAs low-no1se and power FETs. A spec1al 
issue of the Journal of Crystal Growth [61] descr1bes these efforts 1n detall. 
The follo~lng character1stlcs descr1be an MOCVD system: 
(1) Group III metals are transported by metal alkyl vapor, e.g., 
tr1methylgall1um (TMG), THAI, TMln, etc.; group V compounds are transported as 
the hydrlde (e.g., AsH3 , PH3). 
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(2) The bas~c react~on LS an LrreversLble pyrolysis that takes place on 
the heated substrate analogous to the pyrolys~s of SLH4 Ln Si epitaxy. SLnce 
only the substrate LS heated, a cold-wall system wLth rf or Lnfrared heatLng 
can be used. This makes for slmpler equ1pment than necessary for the halide 
transport methods and 1S eaS1er to scale up for product1on. 
(3) H1gh gas flows can be used Slnce there 1S no source mater1al that has 
to be equ111brated. This fact, plus the absence of hal1de spec1es, 11mits 
autodop1ng. 
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(4) GaAs layers can be grown at temperatures as low as 600°C. ThlS 
mlnlmlzes dlffusl0n from the substrate. 
(5) As indlcated earller, Al-contalnlng compounds can be grown. 
(6) Epitaxlal growth at reduced pressure (~76 Torr) can be achieved. 
Low-pressure growth results ln lower autodoping. 
High-purity GaAs with total ionlzed lmpurlty concentratlon (ND + NA) of 
14 -3 3 2 -1 -1 
about 5x10 cm wlth llquld-nitrogen moblllty (~77) of 125-135x10 cm V s 
has been reallzed wlth MOCVD GaAs [62]. Low-nOlse GaAs FETs with an excellent 
nOlse figure have also been reported [63]. GaAs power FETs fabrlcated from 
MOCVD GaAs have demonstrated performances comparable wlth those of FETs with 
actlve layers grown by hallde epitaxy [64]. The domlnant resldual lmpurltles 
are C, Si, and Zn [62]. C is the only lmpurity inherent to the process, and 
indlcatlons are that the use of trlethylgalllum (TEG) in conjunctlon with 
low-pressure epltaxy can reduce C incorporation. 
The disadvantages of the MOCVD process, for the most part, are not lnher-
ent to the process and are due to the current state of the art. These are the 
dlsadvantages: 
(1) The purlty of the grown layers lS a strong functl0n of the metal 
alkyl purlty. The purlty of metal alkyls lS not consistent and varles from 
batch to batch and vendor to vendor. Thls lS not an lnherent dlsadvantage. 
The metal alkyl purlty lS, however, contlnuously lmprovlng as demand increases. 
(2) Growth of InP and GalnAs is compllcated by the fact that In alkyls 
and PH3 undergo parasltlc reactlons and form addltion compounds. Thls can be 
compensated for by precracklng the PH3 or by the use of trlmethyl PH3 
(organohydrlde) or coordlnation compounds. A lot of research lS being done 
ln thlS area. 
Whlle most of the devlces currently use material grown by chloride epltaxy, 
MOCVD is making some lnroads. The major attractlon lS the ease of scaleup and 
growth of Al-contalnlng compounds. Some researchers clalm that barrel reactors 
employing low-pressure CVD operating around 600°C can compete effectlvely wlth 
10n lmplantatlon, especlally for dlscrete mlcrowave device applicatl0ns [64]. 
b. Molecular-Beam Epitaxy (MBE) 
Molecular-beam epltaxy lS a process of epltaxial deposltion uSlng mole-
-10 
cular or atomlC beams ln an ultrahlgh vacuum (UHV ~ 10 Torr) system. In 
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princ1ple, MBE 1S a techn1que of vacuum evaporat10n, one of the oldest methods 
for depos1ting thin solid f1lms. The molecular or atomic beams are usually 
generated thermally 1n Knudsen cells where quas1-equ1librium is mainta1ned. 
The beam compositions and 1ntensity are therefore constant and pred1ctable from 
thermodynamics. The beam fluxes, gU1ded and controlled by orif1ces and shut-
ters, travel in straight paths to the substrate; there they condense and grow 
under kinetically controlled conditions. Since the MBE process takes place in 
a UHV environment, many in situ analytical measurements can be made to shed 
light on the growth. Accessory equipment that can be incorporated in an MBE 
system includes mass spectrometers, Auger analyzers, ion-bombardment apparatus, 
and a variety of electron microscopy and diffract10n systems. The selection 
of the analytic equipment depends on the specific objective of the investiga-
tion. MBE systems have been used for the growth of group IV, III-V, V, II-VI, 
and IV-VI compounds. An excellent tutorial article w1th a considerable number 
of references is available in Vol. III of the Handbook on Semiconductors [39]. 
Table 111-5 lists some of the many compounds grown by MBE. 
Table 111-5. SEMICONDUCTOR GROWN BY MBE [67] 
IV III-V II-VI IV-VI 
Si GaAs ZnTe PbTe 
Ge (Ga,Al)As ZnSe (Pb,Sn)Te 
SiGe Ga(As,P) Zn(Se,Te) PbS 
InP CdTe PbSe 
GaP CdS SnTe 
(In,Ga)As (Pb,Sn)Se 
Ga(Sb,As) 
AlAs 
~ 
The MBE process possesses some un1que features V1S a vis var10US compet1-
tive techniques. Among these features are low depos1tion temperature (500-
6000 C), abil1ty to achieve atomically smooth surfaces, flexibi11ty 1n incor-
porating a number of source beams to grow compounds with differing composi-
tion, growth of ultrathin layers, complex profiles in terms of compos1t10n 
and concentrat1on, and the growth of soph1st1cated structures by successive 
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depos1t1on w1thout thermal d1ffus1on and red1str1but1on. These features are 
exempl1fied by the ach1evement of per1od1c structures on the scale of atom1C 
d1mens1ons, e.g., modulat1on-doped heterojunction superlattices [65]. 
These advantages must be counterbalanced against the relat1vely h1gh 
1nitial cost and the current low throughput. For d1screte low-noise and 
medium-power f1eld-effect trans1stors made from a slngle sem1conductor or a 
slmple heterostructure, other ep1taxial techniques may be adequate and more 
cost-effect1ve. For monol1th1c microwave and glgabit-rate GaAs Ies, the 10n-
1mplantation techn1que may be more sU1table. DeV1ces and c1rcuits uS1ng slngle-
per10d modulat1on-doped heterostructures (e.g., h1gh-mobil1ty FETs [66]) may 
requ1re MBE (or MOCVD). Wh1le 1t 1S too early to judge the commerc1al ut1l1ty 
of the MBE process, the developments of the next two to three years may allow 
such an assessment. Several commerc1al MBE systems are now being marketed. 
To illustrate the process, we br1efly descr1be an MBE system for the 
growth of GaAs [67]. A typ1cal system 1S shown 1n figure 111-5. The system 1S 
f1rst pumped by standard mechan1cal and sorption pumps and then by a combina-
t10n of ion and t1tan1um subl1mat1on pumps. The ent1re system is usually 
bakeable to temperatures of about 250°C and reaches ult1mate pressures of the 
order of 10-10 Torr. R dIll 1 d CO H 0 H CH eS1 ua gas spec1es typ1ca y 1nc u e , 2' 2' 4' 
and CO2 1n decreas1ng order of abundance. The dom1nant 1mpur1ty, CO, 1S 
diff1cult to eliminate. The source ovens are of pyrolyt1c BN or h1gh-purity 
graph1te and are res1st1vely heated (e-beam heat1ng is somet1mes employed; 
e.g., for Sl). All ovens are surrounded by a 11qu1d-nitrogen shroud w1th 
appropr1ate thermocouples, control or1f1ces, and shutters. The temperatures of 
the 1nd1v1dual furnace are chosen so that the vapor pressures of the mater1als 
are h1gh enough for the generat10n of thermal-energy molecular beams. The 
furnaces are arranged so that the central port10n of the beam fluxes 1mpinge on 
the heated substrate. 
The bakeout and pump1ng procedures for atta1n1ng UHV are too time consum1ng 
and ted10us to allow exposure of the vacuum system to air for sample 10ad1ng 
and unloadlng. Speclmen exchange load-locks are therefore used, perm1tting 
operation over long tlme per10ds (weeks to months) w1th the vacuum unbroken. 
Properly des1gned radlat10n heat shields, baffles, etc. are requ1red to prevent 
thermal and chem1cal cross-contam1nat10n. A br1ef tutorlal descr1ption of MBE 
equipment can be found 1n reference 67. 
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Flgure 111-5. Schematlc dlagram of a molecular-beam epitaxy system. 
The substrate lS generally mounted wlth lndlum to a unlformly heated block 
of refractory materlal such as molybdenum or BN. Temperature uniformlty lS of 
ObVl0US lmportance. Indium, llqUld at tYPlcal growth temperatures, holds the 
substrate to the block by surface tensl0n and provides good heat transfer. Ga 
and Sn have also been used. 
The substrate can be rotated from the growth to varl0US analysis and/or 
cleaning posltlons wlthout 
lnclude heatlng under UHV, 
sputterlng wlth low-energy 
change ln temperature. In SltU cleanlng technlQues 
-6 heatlng In 10 Torr amblent of 02 or H20, and 
(500 eV) 10ns, followed by anneallng to remove 10n 
damage. Table 111-6 llStS surface analytlcal technlques most appllcable to MBE 
and the tYPlcal uses they are put to. In prlnclple, once the growth process is 
developed, the analytlcal equlpment can be elimlnated, thus reducing the cost 
of prOductl0n equlpment slgnlficantly. ThlS contentlon remains to be flrmly 
establlshed. 
A characterlstlc of the MBE process is the low growth rate. Typical 
growth rates are mlcrometer-per-hour or approxlmately a monoatomlC layer per 
second. The beam fluxes can thus be modulated ln monolayer quantltles, result-
lng in the growth of very thin fl1ms wlth abrupt interfaces, provlded the 
substrate surface is atomlcally smooth and the growth temperature lS low enough 
for negllgible dlffusl0n. This low growth rate necessltates a UHV envlronment, 
or contaminants wlth reasonably large stlcklng coefflclents wlll be lncorporated 
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Table 111-6. IN SITU ANALYTICAL TECHNIQUES [67] 
TechnLque FunctLons 
Mass Spectroscopy 
ReflectLon High-Energy 
Electron Diffract10n (RHEED) 
Auger Spectroscopy 
SIMS 
1. Molecular-beam flux analysLs 
2. Res1dual-gas analys1s 
1. Surface crystal structure 
2. Surface roughness 
1. Surface analysLs «5-~m spat1al 
resolutLon): 
StoLchiometry 
ChemLcal states 
Contam1nation 
2. Depth profLles (~50-R resolution): 
MatrLx composLtion profiles 
Dopant prof1les 1n heavLly doped 
material 
1. Surface analysLs (>100-~m resolutLon): 
ContamLnatLon 
Chemical states 
2. Depth profLles (~50-R resolution): 
MatrLx composLtLon profLle 
Dopant profLles - very sensLtLve 
for certaLn elements 
in the grown layer. A dramatLc example of multLlayers that can be achieved by 
MBE is the growth of 104 alternating GaAs and AlAs mono layers [65]. 
For compound semiconductors 1n which congruent evaporat1on does not occur 
at reasonable temperatures, Lt 1S not obvious that sto1chiometr1c growth LS 
possLble. Furthermore, growth LS determ1ned by complex kinetic reactLons at 
the substrate surface; even congruent molecular beams need not result Ln 
stoichiometry. Fundamental studies of absorptLon-desorption kinetics [68] have 
shown that the solution to the sto1ch1ometry problem 1n III-V compounds l1es in 
the surface chemical dependence of the stLck1ng coeffLc1ent of the group V 
elements. At epLtaxLal growth substrate temperatures (>500 0 C), group V compounds 
are adsorbed only unt1l the avaLlable group III orb1tals at the surface are 
satis1fed. Growth rate, 1n general, depends on the arrival rate of the 
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group III elements, whl1e stolchlometry lS malntalned by allowlng an excess 
group V flux. It has been proposed that a step growth mechanlsm eXlsts at the 
substrate surface. The group III and V atoms are lnitlally bound ln mobl1e 
precursor states and migrate tl11 step edges (e.g., facets) are encountered. 
Incorporatlon into growlng fl1m occurs at these edges, and steps propagate 
until they coalesce. Step densltles are determ1ned by the mlcroscoplC flatness 
of the substrate, which improves as the epltaxlal fl1m grows. These dens1ties 
have been ascertained by Pt-C replication electron mlcroscopy [69]. Th1S 
oversimpllfled d1Scussion illustrates the complex1ty of the process. 
The lncorporatlon of dopants lnto the matrix semiconductor lS also a 
complex process. Anomalously hlgh dlffusion coefficients, surface-chemistry-
dependent stlcklng coefflClents and lattlce slte lncorporation, and surface 
segregatl0n have been reported for dopants. However, order-of-magn1tude 
changes of about 50 R have been reported for some dopants [67]. Table 111-7 
shows some common dopants reported ln the 11terature. 
In summary, MBE has not yet been developed into a productlon process. It 
lS particularly sUlted to unlque multisemlconductor structures like modulatlon-
doped heterostructures. The potentlal applicatl0n areas are in optoelectronic 
dev1ces (most curren~ research appears devoted to this area) and speclal1zed 
microwave and glgablt-rate logic devlces. 
c. L1quid-Phase Epltaxy (LPE) 
The deposltion of semiconductor fl1ms by 11quid-phase epitaxy (LPE) has 
been developed 1nto a very useful technlque for the preparation of many III-V 
compounds and alloys. Some of the purest GaAs, InP, and GalnAs grown have been 
produced by LPE. ThlS techn1que is also useful for grow1ng Al-contalnlng com-
pounds [34]. LPE requlres relatlvely slmple apparatus compared to VPE and MBE, 
has generally hlgher growth rates, and offers a large selection of available 
dopants. LPE systems are ln general more dlfflcult to scale up and have lower 
throughput than VPE systems. Currently, LPE is used more for optoelectronic 
than mlcrowave devlces, due especially to the ease w1th whlch GaAIAsjGaAs 
heterostructures can be grown. Good surface morphology, on the other hand, 
is eaSler to obtaln wlth VPE than LPE. ThlS lS of paramount importance if 
submlcrometer 11thography lS required. 
Slnce LPE 1S a well-known and relatlvely mature technique, extensively 
descrlbed 1n the literature [34] and now only sparingly used ln most mlcrowave 
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Table 111-7. PROMISING DOPANTS* [67] 
n-Type 
19 -3 Doping concentrat10n to 1.2xlO cm . Low compensation 
for concentrat10ns to lxl018 cm-3 
Tends to segregate at growth surface, blunt1ng sharp prof11es, 
particularly at elevated temperatures. 
Excellent photolum1nescent eff1c1ency for Sn-doped GaAs. 
Most commonly used n-type dopant. 
S1 Doping concentrat10ns to 5xl018 cm-3 
S11ghtly more compensat10n than for Sn. 
Mn 
Mg 
Be 
Zn 
Negligible d1ffus10n and segregat10n perm1ts sharp profiles. 
Excellent photolum1nescent efficiency for S1-doped GaAs. 
p-Type 
18 -3 Doping concentrat10ns to lxl0 cm . 
Deep acceptor (~113 meV above valence band edge). 
Surface st10ch10metry 1nfluences dopant 1ncorporat10n. 
Electr1cal act1v1ty strongly dependent on Al concentrat10n 1n 
Al Gal As. 
x -x 
A t · f 2xl0 16 and cceptor concentra 10n 0 
lxl019 cm- 3 obla1ned for x = 0 and x = 0.2, respectively. 
19 -3 Dop1ng concentrat10ns to 3x10 cm . 
Shallow acceptor (30-35 meV above valence band edge). 
Dopant incorporat10n 1ndependent of substrate temperature and 
Al concentrat10n. 
Neg11g1ble d1ffus10n or segregat10n permits sharp prof11es. 
19 -3 Zn doping concentrat10ns to 10 cm . 
Beam flux eas11y monitored by 10n current to substrate. 
*Examples only; not exhaust1ve. 
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and gigab1t-logic app11cat10ns, our d1scussion will be very br1ef. Reference 
39 conta1ns a tutorial d1scussion with many references to the llterature. 
LPE is bas1cally the precip1tation of a crystalline layer from the 11qu1d 
phase onto a parent substrate. The crystallographic or1entation of the grown 
layer is determ1ned by that of the substrate. Deta1led analysis of the LPE 
process is a difficult undertak1ng that 1nvolves consideration of many factors, 
lncluding phase equilibrla, nucleatlon, interface kinetics, lnterface morphol-
ogy, solute partitloning, defect generatlon, and thermal transport. Examples 
of III-V compounds grown by LPE include GaAs, InP, GaAlAs and GaAs/GaAIAs 
heteroJunctions, GalnP/lnP, and GalnAsP/lnP. 
d. Compar1son of Ep1tax1al-Growth Technolog1es 
Table 111-8 summarizes the key characteristics of the various epitax1al 
technolog1es for the growth of III-V compounds. 
3. Ion Implantation 
Ion implantation is a very powerful techn1que for the uniform, controlled, 
and select1ve dop1ng of sem1conductors. Ion implantation is now a w1dely used 
product10n technique for 81 and lS rapidly becoming very widely used for III-V 
compounds, particularly GaAs. The general aspects of 10n implantation have 
been covered 1n many reviews [39]; the ion 1mplantation into GaAs has been 
reviewed by Donnelly [70]. We w111 present a br1ef summary of the more impor-
tant considerations w1th emphas1s on GaAs. 
An energet1c ion enter1ng a th1ck, so11d target will lose its energy in a 
ser1es of collis10ns with the nucle1 and electrons in the target and w1ll 
finally come to rest. In amorphous targets, the typical distr1bution of the 
implanted species 1S almost Gauss1an and can be described by an average range 
R and a standard dev1at10n (also called straggle) ~ , g1ven by the equat10n p p 
[70] 
N(x) = 
N 
s 
(2rr)2/3 (~ ) 
p 
2 2 
exp [-(x - R ) /2(~ ) ] P P (1) 
where N is the dose or fluence (atoms/cm2) and x is the perpend1cular d1stance 
s 
lnto the substrate. The projected range and standard deviat10n of many 10ns 
1nto GaAs have been tabulated [71]. For some 10n/substrate comb1nat10ns, 
42 
Techn~que 
1. L~qu~d­
Phase 
EpHaxy 
(LPE) 
2. Vapor-
Phase 
EpHaxy 
(VPE) 
3. 
a. 
b. 
Hydr~de 
Process 
Tr~chlor~de 
Process 
c. MOCVD 
Process 
Molecular-
Beam 
Epitaxy 
(MBE) 
Table III-8. COMPARISON OF EPITAXIAL-GROWTH TECHNOLOGIES 
Factors Controlling 
Solid Compos~tion 
Phase diagram, 
~nterface kinet~cs, 
thermal transport 
Thermodynam~cs 
Thermodynam~cs 
Kinetics - arrival 
rate at surface 
K~netics - beam flux, 
st~ck~ng coefficient 
Factors Influencing 
Layer Purity 
Group III melt, 
conta~ner, 
getter~ng, 
bakeout t~me and 
temperature 
Gas purity, reactor 
mater~als, leaks 
Gas pur~ty, reactor 
mater~als, leaks 
Metal-ox~de-source 
purHy, hydride 
purity, C-contami-
nants, 02 and H20 traces 
Vacuum system, UHV 
pressure, 
residual gases 
Advantages 
Simple apparatus, 
high purity 
Flexible - control 
over gas phase compo-
s~tion (i.e., III/V 
ratio); large-volume 
reactors poss~ble 
H~gh-pur~ty binar~es; 
large-volume b~nary 
reactors feas~ble 
S~mple apparatus, 
easy to scale up for 
product~on; Al-
conta~ning com-
pounds can be grown 
Relatively low 
temperature 
('V500-60cP C) , 
very abrupt inter-
faces, modulat~on­
doped hetero-
structures with 
very abrupt 
('V20 R) interfaces, 
in situ analysis 
Disadvantages 
Difficult to scale up; 
limited throughput; 
morphology difficult 
to control 
Ai-containing alloys 
difficult to grow; 
lower purity than 
LPE 
Ai alloys difficult; 
less flexible than the 
hydride - no control 
over III/V gas phase 
ratio 
C contaminat~on; para-
s~t~c reactions affect 
In- and P-containing 
compounds 
Expens~ve, low growth 
rate, problems with 
P-conta~ning alloys; 
production process 
may be difficult 
Current 
Status 
Small-scale 
systems for 
opto-elec-
tronics 
laboratory 
techn~que 
Product~on 
technique 
for GaAs, 
GaAsP 
Most popular 
production 
technique 
for GaAs 
microwave 
device 
applicat~ons 
Laboratory; 
sign~ficant 
interest 
in scallng 
up 
Special 
opto-
electronics; 
m~crowave 
and gigabit-
rate logic 
structures 
conslderable skewing of the lmplanted proflle occurs and hlgher-order moments 
have to be included. For lmplantatl0ns made through masks, lateral spreadlng 
at mask edges must also be consldered. 
In crystaillne targets, the implanted dlstrlbutlon depends on the relatlve 
orlentation of the beam to major crystal axes. If 10ns are lmplanted parallel 
to a major axis, conslderably higher ranges are obtalned due to " channeillng." 
To prevent channelling, the crystal axes are usually lncllned away from the 
beam (tYPlcally 5-7°). Slnce some 10ns are deflected into channelling direc-
tlons, talls usually occur on otherwlse GaUSSlan dlstrlbutions. Whlle the 
energy of ions usually implanted lnto GaAs ranges from 20 to 400 keV, lmplanta-
tl0n up to 1.2 MeV has been reported [72]. 
The lmplanted 10ns lnteract wlth the target nuclel, and, as they come to 
rest, displace some nuclel and even cause a cascade of dlsplacements. The 
amount of damage produced depends upon 10n mass, dose, and temperature of 
lmplantatl0n. Furthermore, the implanted atoms, ln general, do not occupy 
substitutlonal sltes. The lmplant damage must therefore be annealed out and 
the lmplanted 10ns forced to occupy the requlsite substltutl0nal slte. 
Anneallng lS achleved by heatlng ln a furnace for a speclflc perl0d of tlme, by 
hlgh-power laser lrradlatl0n [73], electron bombardment [74], or exposure to 
lncoherent radlation from an arc or quartz-halogen lamp [75]. Sometlmes, 
durlng anneallng, implanted speCles may diffuse at extraordlnary rates due to 
damage-asslsted dlffuslon, and impurlty redlstrlbutl0n ln the substrate may 
occur. 
A major compllcation ln the anneallng of lon-unplanted compound seml-
conductors lles in the fact that one of the components (usually group V ele-
ments) tends to preferentlally evaporate at temperatures below about 600°C. 
Annealing temperatures, however, 11e In the 600-900 0 C range. As a result, lt 
lS generally necessary to encapsulate the materlal before anneallng. Varl0us 
dlelectric materlals such as S102 , S13N4 , A1203 , A1N, and metals such as AI, 
have been used as encapsulants. Anneallng wlthout encapsulation (capless) ln a 
controlled atmosphere has also been reported [72]. Capless annealing, when 
posslble, lS preferred Slnce problems due to dlffusl0n of a constltuent from 
the encapsulation and dlffusl0n lnto the encapsulant can be avolded. 
The major advantages of ion lmplantatlon for devlce fabrlcatl0n are as 
follows: 
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(1) Ion lmplantatl0n provldes very preclse control over the dopant 
penetratl0n depth by control over 1mplant energy. 
(2) The total number of lons implanted depends upon the tlme-lntegrated 
beam current that can be accurately controlled. 
(3) By rasterlng the lon beam over the target many times durlng the 
lmplantatl0n, excellent lateral doplng unformlty can be achieved. 
(4) By uSlng photollthographlcally dellneated lmplant masks, selectlve 
doplng over a substrate can be achleved. 
(5) Multiple energy/dose lmplant schedules allow realizatlon of fairly 
complex doplng profiles perpendlcular to the substrate surface. 
(6) Implant-lnduced damage can be utillzed to render areas of seml-
conductor wafers insulating [70] to provlde lsolatlon. 
(7) Many lons can be implanted without regard to chemlcal barrlers or 
surface effects that might other'~lse inhlbit the lntroductl0n of the species. 
The disadvantages are resldual defects left after anneallng, damage-
enhanced diffusl0n, and ln the case of SI GaAs, lmpurity redlstrlbutlon at the 
implanted-layer substrate lnterface. The advantages far outwelgh the dlS-
advantages. 
We now brlefly consider ion lmplantatlon lnto GaAs, ln partlcular SI GaAs, 
Slnce thlS lS of paramount lmportance for GaAs glgabit-rate dlgltal Ies, 
monolithlc microwave integrated clrcults, and dlscrete mlcrowave devlces such 
as MESFETs. An excellent review 1S presented ln reference 70. The implanta-
tion of donors up to energles as hlgh as 1.2 MeV to obtaln l-~m-thlck n layers 
ln SI GaAs has been described by Liu et al. [73]. These authors also descrlbe 
an operationally slmple, capless anneal process under As over-pressure that 
results in high actlvatl0n wlth excellent surface morphology and mlnimum 
substrate lmpurlty redlstrlbutl0n [73]. 
As dlscussed in the section on SI GaAs substrates, the quality of the 
lmplanted layers is a strong functl0n of substrate characterlstics [3]. 
Substrate quallty affects the lmplanted layers' electron mobllity, mobllity 
proflle, doplng prof1le, act1vatlon efficiency, run-to-run reproduclblllty, 
substrate lmpurlty dlstrlbutlon, and converSl0n of the lnsulating to conductlng 
characterlstlcs [2,3]. The method of anneallng also has a strong effect on 
lmpurlty redistrlbutl0n [73]. In general, capless anneallng glves far better 
results than does capped anneallng. Wlth the contlnuous lmprovement ln SI GaAs 
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substrate qualIty, more and more laboratorIes are movIng toward the use of Ion 
implantation. It IS stIll necessary to "qualify" 81 GaAs slIces from every 
substrate boule by test ImplantatIon In samples out from the seed and tang ends. 
One can compensate for substrate qualIty somewhat by growing a high-resIstIvIty 
epItaxial "buffer" layer; thIS is not, however, a long-term solution. 
The current state of the art of dIrect Ion ImplantatIon Into SI GaAs 
substrates can be exemplIfied by the fact that LSI circuits wIth lOOO-gate 
complexIty (8x8 multIplIer) have been achIeved [76]. GaAs power FETs op~rating 
at frequencies as high as 26 GHz have also been reported [77]. Table 111-9 
lISts some common n- and p-type specIes that have been Implanted Into GaAs. 
Figure 111-6 shows the characterIstics of a l-~m-thick layer generated by Ion 
implantatIon [73]. 
The Implantation Into InP and other Ill-V compounds and alloys IS stIll In 
a rudImentary state. The same technologIcal consIderatIons, however, apply. 
A major factor influencing the development of ion-ImplantatIon techniques 
is that it IS widely used In 81 technology. A result of this wide technology 
base is that the equIpment IS constantly ImprovIng and that there IS a large 
effort to understand the baSIC physics of the process. These factors leverage 
the development of ImplantatIon and annealIng technIques for GaAs. Some 
examples of thIS effect are laser annealIng [73], electron-beam annealIng [74], 
and annealing by means of radIation from an incoherent quartz-halogen lamp. 
These technIques are not yet developed to the extent of their beIng used In 
actual devIce fabrIcatIon. Their major potential advantage is that they are 
"transIent" and capable of beIng fleXIbly Incorporated Into the devIce fabrI-
cation schedule. Usually furnace annealIng must be carried out before any 
deVIce metallIzatIon IS applIed to prevent excessive dIffusion. Transient 
annealIng, In prIncIple, can be done after metallIzatIon, thus offering more 
flexibility In IncorporatIng Implantation Into the deVIce fabrIcatIon schedule. 
4. Current Status and Trends 
The current status and trends in III-V epItaxial technology and Ion 
implantatIon are described In table 111-10. 
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Table 111-9. SUMMARY OF ELECTRICAL CHARACTERISTICS OF GaAs 
IMPLANTED WITH n- AND p-TYPE IMPURITIES [70] 
n-Type 
1. Temperature 
of Implant 
2. Anneal Temperature 
(typ1cal) 
Berylhum 
S1 room temperature 
Sn >100oC (h1gh dose) 
S >150oC (low dose -
room temperature) 
Se >150oC 
Te >IS0oC 
p-Type 
1. Implant temperature - room temperature 
2. Anneal temperature 
a. 
b. 
High-temperature anneal: 
Low dose - 1mplanted Be 
~100% electr1cal act1vity 
No d1ffus1on 
-3 
cm 
18 -3 2 -1 -1 For p ~ 2xl0 cm ,~= 120 cm V s 
18 -3 H1gh dose - 1mplanted Be > Sxl0 cm 
D1ffus1on - flat prof1les 
18 -3 2 -1 -1 For p ~ Sx10 cm ,~~ 120 cm V s 
Low-temperature anneal: 6S0oC 
800-900oC 
900°C 
800-900oC 
(Note: th1s low-temperature activat10n 1S now always observed) 
~100% electr1cal act1v1ty 
No d1ffus1on 
Cadm1um and Z1nc 
1. Room temperature or hot 1mplants (T > lS00C) 
2. 800-900 oC anneals 
3. 
4. 
5. 
D1ffus10n (dose-dependent) 
~100% electr1cal act1v1ty for Zn or Cd < 1020 
A peak of p ~ 2x10 19 cm-3 can be ach1eved 
6. Hot 1mplant decreases d1ffusion 
7. Dual 1mplant (Cd + As) decreases diffusion 
-3 
cm 
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Figure 111-6. Mult1ple-1mplant prof1les 1n SI GaAs:atom1c profile by 
SIMS, carr1er concentrat1on, calculated prof1le, and 
mob1lity prof1le shown. 
B. MICROWAVE SOLID-STATE DISCRETE ACTIVE DEVICES 
The d1scovery of the Gunn effect 1n 1963 marks the beg1nn1ng of the 
development of compound semiconductor m1crowave dev1ces. Dramatic progress in 
the last two decades has led to the applicat10n of compound sem1conductor 
m1crowave dev1ces, espec1ally GaAs dev1ces, 1n many of today's m1crowave 
systems. Commun1cat10ns, radar, and EW systems currently 1n use offer advan-
tages 1n performance, slze, rel1ab1l1ty, and cost that would have been 1mpos-
slble w1thout these dev1ces. 
One part1cular event that has revolut10n1zed the f1eld of III-V semicon-
ductor microwave dev1ces lS the development of the GaAs f1eld-effect transistor. 
Th1S versat1le dev1ce has found appl1cat10n 1n low-no1se amplif1ers, med1um-
power ampl1f1ers, and osc1llators. Dual-gate GaAs FETs are be1ng employed as 
48 
Technology 
1. LPE 
2. VPE 
a. Chloride 
Process 
b. Hydride 
Process 
Table III-IO. CURRENT STATUS AND TRENDS 
Current Status 
1. Growth of GaAs/GaAlAs structures for commer-
c1al lasers and other optoelectronic devices 
2. Growth of (Ga,ln)(As,P) alloys for opto-
electron1c devices 
3. Some GaAs be1ng grown for m1crowave and 
gigabit-rate logic applications 
1- Dom1nant process for growth of mater1al for 
d1screte microwave low-n01se and power FETs 
2. Some multiwafer reactors with 60- to 75-mm-
diam wafer growth capab111ty 
3. Commerc1al reactors available 
1- Production reactors for GaAsP LEDs 
2. Strong second for growth of GaAs for m1cro-
wave and g1gabit-rate logic applications 
3. Commerc1al multiwafer reactors, 60- to 75-mm-
diam substrate capability ava11able 
4. Laboratory reactors for growth of (Ga,ln)(As,P) 
alloys for optoeleGtronics and for emerging 
m1crowave and gigabit-rate logic applicat10ns 
Future Trends 
1. Competit10n from MOCVD and MBE may 
make inroads 
2. MOCVD and ion implantation may 
supplant LPE for m1crowave device 
and gigabit-rate logic applications 
More automated, large-diameter, multiwafer 
reactors for GaAs and InP growth 
More automated, large-diameter, multiwafer 
product10n reactors for GaAs, InP, and 
(Ga,ln)(As,P) growth 
Technology 
3. 
c. MOCVD 
Process 
MBE 
Table 111-10. (Cont~nued) 
Current Status 
1. Laboratory process, demonstrated growth of GaAs, 
GaA1As, and GaA1As/GaAs heterostructures 
2. Low-pressure MOCVD-grown GaAs with very abrupt 
1nterfaces demonstrated 
Future Trends 
1. Commerc1al low-pressure, barrel-type MOCVD 
systems w1th 60- to 75-mm d1am, mult1wafer 
(~2S) w1ll become ava1lable for groW1ng 
GaAs/GaA1As 
2. Development of above reactors may supplant 
3. GaAs FETs fabr1cated from MOCVD GaAs demonstrated chlor1de/hydr1de reactors for GaAs 
very low n01se f1gures 
4. Pur1ty l1m1ted by that of organometall1C sources 
S. Some problems 1n grow1ng In- and P-conta1n1ng 
compounds due to parasit1c react10ns 
6. Some commerc1al reactors becom1ng ava1lable 
3. May prove to be the cost-effect1ve alterna-
t1ve to the growth of GaAs/GaAlAs hetero-
structures for fabr1cat1ng the follow1ng. 
a. Modulat1on-doped FETs for m1crowave and 
mult1g1gab1t-rate log1c app11cat10ns 
b. W1de-bandgap emitter b1polars for 
m1crowave and mult1g1gab1t-rate log1c 
c. Optoelectron1c appl1cations 
1. Laboratory process for grow1ng spec1al structures 1. 
such as heteroJunct10ns or quantum well 
If MOCVD cannot grow qua11ty heteroJunct10ns, 
MBE may be the only alternat1ve for 
modulat10n-doped structures structures 
2. In S1tu analyt1cal 1nstrumentat1on allows 
fundamental growth k1net1cs stud1es 
2. Wh1le product1on systems w1th reduced 
analyt1cal capab1l1t1es will become 
ava1lable, equ1pment 1S expected to be 
more expens1ve than for other epitax1al 
technologies 
3. W1ll f1nd use for grow1ng special structures 
Technology 
4. Ion Implantation 
(Dop~ng - not matr~x 
growth) 
Table III-lO. (Cont1nued) 
Current Status 
1. Implantat~on of donors up to 1 MeV 
demonstrated; the energies most used are 
20-400 keY; a 400-keV s~ ~mplant results ~n 
0.35- to 0.4-~m-th~ck n layer in GaAs 
2. Implantat~on of acceptors ~n GaAs up to 400 
keY demonstrated 
3. Mature product~on techn~que for S~ dev~ces; 
equ~pment handl~ng 100-mm-diam substrates, 
mult~substrate end stat~ons, and 400-keV 
mach~nes are commerc~ally ava~lable 
4. Operat~onal capless and encapsulated 
furnace-anneal~ng techn~ques developed 
5. Laser, e-beam, and radiant-heat anneal~ng 
for GaAs be~ng developed 
6. Techn~ques for ~mplant/anneal of donors 
and acceptors in InP and other III-V 
compounds be~ng developed; qual~tatively 
s~m~lar to GaAs 
Future Trends 
1. Will find appl~cat~on in GaAs 
m~crowave and gigabit-rate log~c as 81 
GaAs substrate qual~ty continues to 
~mprove 
2. Rad~ant anneal~ng by means of pulsed 
(3-10 s) quartz halogen or arc lamps 
w~ll make process more cost-effect~ve. 
radiant anneal w~ll also result ~n 
more flex~ble ~ntegrat~on of implanta-
t~on w~th dev~ce processing 
3. Will probably be the dominant doping 
technology ~n GaAs FET-based monolithic 
microwave technology and mult~gigab~t­
rate ICs 
4. More effort on implantat~on into InP 
and GalnAs/lnP alloys 
m1xers, sW1tches, amp11tude-controlled amplif1ers, 11m1ters and 11m1t1ng 
amp11f1ers, and frequency d1scr1m1nators. Furthermore, single- and dual-gate 
GaAs FETs are key elements 1n mono11th1c m1crowave and multigigab1t-rate 
d1g1tal integrated C1rcu1ts. Frequency coverage of GaAs FETs is cont1nuously 
expand1ng and has now reached the 26- to 40-GHz band. 
In add1t10n to the maturing GaAs FET technology, many novel device con-
f1gurat10ns of potent1al 1mportance are be1ng stud1ed 1n many laborator1es all 
over the world. Current research includes the investigat10n of other III-V 
compounds, such as GaO.47InO.53As, that have electr1cal properties super10r to 
those of GaAs; and of devices such as wide-bandgap-em1tter b1polar transistors 
and permeable-base trans1stors. 
This section concentrates on d1screte dev1ces. Table III-II summar1zes 
the currently important d1screte III-V compound act1ve m1crowave deV1ces. 
Table III-II 1S d1vided into commerc1ally ava11able dev1ces, dev1ces under 
advanced development, and exploratory dev1ces. We w11l cons1der all of these 
categor1es, w1th emphas1s on the latter two. 
We have d1v1ded so11d-state act1ve microwave devices 1nto two categories, 
V1Z., two- and three-term1nal devices. The character1st1c features of two- and 
three-term1nal active m1crowave dev1ces are as follows: 
(1) Two-term1nal act1ve m1crowave dev1ces are negat1ve-res1stance dev1ces. 
They are easier to use 1n osc1llator than 1n amp11fier app11cat1ons. A cir-
culator or a 90° 3-dB hybr1d must be used to separate 1nput and output s1gnals 
when amp11f1cation 1S requ1red. Negat1ve-res1stance dev1ces can serve as 
locked osc1llators for h1gh-ga1n, relat1vely narrowband amp11f1cat1on or as 
stable reflect10n ampl1f1ers. The negat1ve res1stance and reactance of two-
terminal devices are a funct10n of dr1ve level, lead1ng to problems 1n 
linear communicat10ns amp11f1er appl1cat1ons. Gewartowsk1 descr1bes a case 
h1story of the des1gn of an IMPATT amp11f1er for a Bell System repeater appl1-
cat10n [78] that 1llustrates the many problems involved 1n amp11f1er des1gn 
w1th two-term1nal osc1llators. 
In contrast, three-term1nal dev1ces, such as trans1stors, possess ex-
cellent 1nput/output 1solat1on, are uncond1t1onally stable over large band-
w1dths, are easy to character1ze under small- and large-s1gnal cond1t1ons, and 
are well sU1ted to amp11fier app11cat1ons. W1th external feedback networks, 
they can be used as osc1llators. 
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Table III-II. DISCRETE III-V COMPOUND ACTIVE MICROWAVE DEVICES 
Commercially Available 
Two-Terminal Devices 
• GaAs TEDs (Gunn devices) 
50 GHz - 100 mW 
94 GHz - 20 mW 
110 GHz - 2-5 mW 
• GaAs IMPATTs 
15 GHz - 2 W 
20 GHz - 1 W 
Three-Terminal Devices 
• Low-Noise GaAs MESFETs 
4 GHz - 1 dB NF 
12 GHz - 2.5 dB NF 
• GaAs Power MESFETs 
S-Band - 1-5 W 
X-Band - 1 W 
Ku-Band - 0.5 W 
Advanced Development 
Two-Terminal Devices 
• InP TEDs 
Three-Terminal Devices 
• Low-Noise GaAs MESFETs 
12- to 26-GHz Band 
• GaAs Power MESFETs 
S-Band - 5-20 W 
X-Band - 1-5 W 
Ku-Band - 1-2 W 
Exploratory Development 
Three-Terminal Devices 
• GaAs MESFETs 18-40 GHz 
• InP MISFETS 
• GaO.47InO.53As MISFETs 
• GaAs Permeable-Base 
Transistors (PBTs) -
fT >100 GHz 
• GaAs/GaAlAs Modulation-
Doped Channel FETs 
• Ballistic Submicrometer 
Channel Devices 
• GaAs/GaAlAs Heterojunction 
Bipolar Transistors 
(HBTs) 
(2) Two-term1nal act1ve dev1ces ut1l1ze the transit t1me of carr1ers 
through the dev1ce to generate the negat1ve res1stance. In contrast, the 
frequency response of three-term1nal dev1ces 1S l1mited by transit time ef-
fects. Two-term1nal dev1ces are currently eaS1er to fabr1cate than three-
term1nal dev1ces for frequenc1es of 20 GHz and h1gher. For example, GaAs TEDs 
and S1 IMPATTs operate at frequenc1es up to 100-120 GHz and 200-250 GHz, 
respectively. 
In summary, two-term1nal dev1ces are part1cularly sU1ted fQr osc1llator 
appl1cations (e.g., local osc1llators 1n receivers, beacon transm1tters, VCOs, 
etc.) and at frequenc1es where three-term1nal devices are not ava1lable. At 
frequency reg10ns where both two- and three-term1nal dev1ces are ava1lable, as 
a general rule the three-terminal device is preferred. Table 111-12 summar1zes 
the qual1tat1ve advantages of three-term1nal dev1ces for amp11fier app11cat10ns. 
Table 111-12. ADVANTAGES OF THREE-TERMINAL OVER 
TWO-TERMINAL DEVICES FOR AMPLIFIERS 
• Excellent Input/Output Isolation 
• Well-Behaved Ampl1f1er Character1st1cs 
• Bandw1dth Relatively Insens1t1ve to Dr1ve 
• Monotonic Ga1n Saturat10n 
• Straightforward Small- and Large-S1gnal Character1zat1on 
• Good L1near Ampl1f1er 
• Low Intermodulat1on D1stort1on 
• Low Variat10n of Phase Sh1ft w1th Dr1ve 
• Lower AM/PM ConverS1on 
• Better Phase L1near1ty 
• Much Lower N01se F1gure 
• S1mpler C1rcu1ts 
• Eas1er Temperature Compensation 
• Smaller Ampl1f1er S1ze and We1ght 
1. Two-Term1nal Dev1ces 
Act1ve two-term1nal m1crowave dev1ces are negat1ve-res1stance dev1ces. 
The real part of the1r 1mpedance is negat1ve over a range of frequenc1es. In a 
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negative-resistance element, the current and voltage are 180 0 out of phase, and 
a current I flowing through a negative resistance -R will produce a voltage 
2 
rise -IR, while a power of P = I R wlll be generated by the power supply 
associated with the negative resistance. Figure III-7 is a plot of the real 
and imaginary parts of the 1mpedance Z assoc1ated with a typical negat1ve-
resistance device. In this example, Re[Z] < 0 over the range from 8 to 16 GHz. 
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Figure III-7. Real and imaginary parts of the impedance of a typ1cal 
transferred-electron device vs frequency. 
In microwave applications, the act1ve device is mounted at the end of a 
transmiSS10n line. If the real part of the c1rcuit 1mpedance, Re(Z ), 1S 
C 
negative at a given frequency, then an rf signal incident upon the circuit w1ll 
be amplified and the power in the reflected wave will be larger than that in 
the incident wave. The reflection galn, G, def1ned as the ratio of the re-
flected power RR to the 1ncident power P. is given by ln 
PR [Ro - R (Z )]2 + [ Im (Zc)] 2 e c (2) G = r = 
[Ro R (Z )] 2 [ Im(Zc)] 2 ln + + e c 
where R is the character1stic impedance of the transmission line. Clearly 
o 
when R (Z ) > 0, the power 1n the reflected wave is smaller than that in the 
e c 
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1nc1dent wave. In practical reflect10n ampl1f1ers, wh1ch conta1n negat1ve-
res1stance elements, the 1nput and output slgnals are separated by a ferr1te 
clrculator or a 90° 3-dB hybr1d, as shown 1n f1gure III-S. 
CIRCULATOR 
(b) 
F1gure III-S. Reflect10n ampl1f1er uS1ng two-terminal negat1ve-
resistance dev1ces. 
In negative-reslstance oscillators, a resonant circult and load are placed 
across the negatlve-reslstance element, as shown in flgure 111-9. The system 
wlll break lnto spontaneous osc1llat10n 1f Lhere lS a net negatlve res1stance 
at the resonant frequency. In general, two-term1nal negat1ve-res1stance 
deV1ces are easier to use as osc1llators than amplif1ers. 
The two-term1nal negatlve-res1stance mlcrowave dev1ces of current 1nterest 
are as follows: 
i. Transferred-electron (Gunn) dev1ces: In transferred-electron devlces 
(TEDs), negat1ve res1stance lS achleved by taklng advantage of the negative 
dlfferent1al mobllity (dv/dE) of electrons in certaln n-type III-V compounds, 
mainly GaAs and InP. The baslc theoret1cal concepts underlY1ng the operatlon 
of TEDs were developed durlng the early 1960s; the flrst experlmental TEDs were 
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Figure 111-9. Equ1valent C1rcu1t of a negative-res1stance microwave 
two-term1nal osc1llator. 
descr1bed 1n 1963. As TED technology became relatively mature, 1t was covered 
in several textbooks [79,80]. We will not descr1be TED device physics and 
operat1ng modes. 
1i. Impact avalanche trans1t-t1me dev1ces (IMPATTs): The IMPATT d1ode, 
unlike the TED, 1S a junct10n (pn or Schottky barr1er) dev1ce. The negat1ve 
res1stance 1n IMPATTs 1S produced by appropr1ately comb1ning 1mpact avalanche 
breakdown and carr1er trans1t-time effects [81}. In principle, since IMPATTs 
do not rely upon the band structure qua11tat1vely, they can be fabricated from 
any sem1conductor. The technolog1cally important semiconductors are GaAs and 
S1. The theory of the dev1ce was f1rst pub11shed by Read 1n 1958, and the 
first exper1mental dev1ce was descr1bed in 1965. 11ke the TED, the IMPATT 1n 
its many forms is now a relat1vely mature dev1ce and has been described 1n Many 
textbooks [81] and reV1ew art1cles [82]. 
a. Dev1ce Performance 
F1gures 111-10 and III-II show the state of the art of cw two-terminal 
m1crowave act1ve dev1ces at the end of 1981. These output power and eff1c1ency 
numbers represent the best laboratory-type dev1ces 1n a s1ngle package. The 
single package may, however, conta1n mult1mesa ch1ps to min1m1ze thermal 
res1stance. The act1ve dev1ces 1ncluded 1n the figures are GaAs and S1 IMPATTs, 
and GaAs TEDs. Some results for InP TEDs are also shown. InP TEDs are st1ll 
in the exploratory stage. The output power and efficienc1es for the two-
term1nal devices are 1n oscillator C1rcu1ts. F1gures 111-10 and III-II also 
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Figure 111-10. State of the art (Feb. 1982) of two-terminal cw dev1ces 
(output power). GaAs FET data shown to ind1cate 1nroads 
made by three-term1nal dev1ces. 
include some data points for GaAs FETs 1n arnp11f1er C1rcu1ts. Note that GaAs 
FETs are mak1ng s1gn1f1cant inroads 1nto the frequency range once dom1nated by 
two-term1nal deV1ces. From f1gures 111-10 and III-II, the follow1ng general 
conclusions can be drawn: 
(1) Power levels that can be ach1eved w1th TEDs are about an order of 
magn1tude lower than those from IMPATTs. The operat1ng effic1ency 1S also 
lower. GaAs TEDs have, however, lower AM n01se than IMPATTs, especially at 
modulat10n frequenc1es further away from the carr1er. Th1s 1S 1llustrated 1n 
f1gure 111-12 [83]. TEDs are thus more sU1ted to rece1ver local osc1llator 
(LO) applications, wh11e IMPATTs are better for transm1tter applications. 
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(2) GaAs IMPATTs have sign1f1cantly higher eff1c1ency than S1 IMPATTs for 
frequencies below 35-40 GHz. Si IMPATTs operate at frequenc1es up to about 
250 GHz. In fact, for frequencies greater than 30 GHz, S1 IMPATTs and GaAs 
TEDs represent the only dev1ces that are currently commerc1ally ava1lable. 
From 100 GHz onwards, S1 IMPATTs currently reign supreme. 
(3) For frequencies over 30 GHz, the performance of developmental InP 
TEDs lies between that of GaAs TEDs and that of S1 IMPATTs. 
(4) GaAs FETs are now entering the picture 1n the 18- to 26-GHz band and 
w1ll, 1n general, replace two-terminal dev1ces except perhaps 1n LO applicat10ns. 
F1gures 111-13 and 111-14 show low-duty-cycle pulsed character1st1cs of 
two-term1nal dev1ces. The same general comments also apply for pulsed operation. 
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b. Ampl1f1ers 
Some two-terminal device ampl1f1er considerat10ns are br1efly described. 
We reiterate that when both two- and three-term1nal dev1ces are ava1lable, 
use of the latter configurat10n results 1n much superior performance. 
In general, TEDs exh1b1t a larger value of negat1ve res1stance over a 
w1der bandw1dth than do IMPATTs. This 1mpl1es that a broader bandwidth can be 
obta1ned w1th TED ampl1f1ers. Whereas TEDs operate in a low-constant-voltage, 
high-current mode, IMPATTs operate at h1gher voltages and lower (constant) 
current. As descr1bed 1n Section III-B.1.a (above), IMPATTs have h1gher output 
power capablllty but also have hlgher noise figures. Table 111-13 presents a 
compar1son (not exhaust1ve - only for lllustrat10n) of the performance and 
specifications of commercially available GaAs TEDs and Sl IMPATT amplifiers. 
IMPATTs and TEDs can operate as either stabilized ampl1f1ers or inJection-
locked oscillators (ILO). In general, stab1lized ampl1f1ers provide w1der 
bandw1dth (5-10%), lower ga1n, lower output power, and better linear1ty; ILOs 
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Table 111-13. COMMERCIAL S1-IMPATT AND GaAs TED AMPLIFIERS* [84] 
Ampl1f1er 
S1 IMPATT 
GaAs TED ........ . 
26-40 GHz 
200 mW 
100 mW 
Other Typ1cal Spec1f1cat1ons 
Gain (dB min) 
Bandw1dth (GHz min) 
Eff1c1ency (% typ1cal) 
Harmon1c Content (dB typ1cal) 
Amp11tude-Modulation to Phase-
40-60 GHz 
100 mW 
40 mW 
50-75 GHz 
60 mW 
20 mW 
S1-IMPATT 
Amp~~f1:rs. 
16 
0.5 
1.0 
30 
Modulation Convers1on (o/dB typ1cal) 5.0 
60 
40 
40 
Spur10us Responses (dBc) 
Noise F1gure (dB typical) 
Operating Voltage (V max) 
Operat1ng Current (A max) 0.5 
*For 11lustrat1ve purposes only; not exhaust1ve 11st. 
75-110 GHz 
20 mW 
GaAs TED 
Amplif1ers 
16 
1.0 
0.5 
15 
5.0 
60 
22 
7.0 
3.0 
are more suited for narrowband, high-ga1n, h1gher-output-power appl1cat10ns. 
Examples of systems sU1ted for ILO are radar and FM communicat10n systems. At 
m11l1meter waves, where IMPATTs currently f1nd most appl1cat10n, ILOs are 
eaS1er to 1mplement than stab111zed ampl1f1ers [83]. This 1S part1cularly true 
when IMPATTs with more complex dop1ng prof1les (double-drift, Read) are used. 
ILOs follow the class1cal rule of ~G x BW (bandw1dth) = constant; a ga1n-band-
w1dth product of 3-6 GHz 1S typ1cal at mil11meter waves [84]. 
Table 111-14 prov1des examples of IMPATT ampl1fiers reported 1n the 
11terature [78]. Note that they all are narrow-bandw1dth ampl1f1ers for FM 
microwave rad10 applications. The noise f1gures are in the 26- to 50-dB range, 
and overall eff1ciencies are less than 10%. To prov1de a contrast, we have 
also included some publ1shed results on med1um-power GaAs FET ampl1fiers. Note 
that output powers as high as 25 W w1th over 18% eff1ciency and AM/PM conver-
sion of about l°/dB at 5 GHz have been achieved [85]. The performance of the 
GaAs FET ampl1f1er developed by RCA 1n the 3.7- to 4.2-GHz band 1S even more 
impress1ve [86]. 
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Table III-14. IMPATT AMPLIFIER PERFORMANCE* 
Output Noise Overall 
Frequency Power Gal.n Figure Effl.cl.ency 
(GHz) (W) (dB) (dB) (%) Stages Dl.ode Type 
I MPATT 6.0 1.0 20 48 4 1 Sl. (Flat) 
Amphfiers [78] 6.0 1.6 22 43 7 1 GaAs (Flat) 
6.0 10 30 30 7 1 GaAs (Flat) 
2,3 2-GaAs (Flat) 
11.0 3.5 25 36 6 1,2,3 GaAs (Flat) 
6.0 10 40 26 6 1,2,3 Gunn 
4,5,6 GaAs (Flat) 
7 Modl.fl.ed-Read 
8 2-Modl.fied-
Read 
l3.5 5 57 10 1,2,3 GaAs (Flat) 
4,5,6,7 Modl.hed-Read 
GaAs FET 4.9- 25 29 18 
Amplihers [85] 5.2 
[86] 4.0- 8.5 53 33 
4.2 
;\'GaAs FET ampll.fl.er data shown to provl.de comparl.son. 
At frequencl.es hl.gher than 35 GHz, two-terml.nal Sl. devl.ces stl.ll doml.nate. 
While two-terminal InP devl.ces and three-terml.nal GaAs devl.ces have begun to 
enter the 26- to 40-GHz band, Sl. IMPATTs represent the establl.shed technology 
l.n thl.S band and at hl.gher frequencl.es. A lot of work on devl.ces, ampll.fl.ers, 
and passive power combiners l.S bel.ng carrl.ed out l.n the 35-, 40-, 60-, 94-, and 
140-GHz regl.ons. Thl.s work was revl.ewed by Kuno l.n 1981 [83]. 
2. Three-Terml.nal Microwave Devl.ces - Ml.crowave Transl.stors 
Discrete Si n-p-n bl.polar tranSl.stors began makl.ng sl.gnl.fl.cant contrl.-
butl.ons to ml.crowave systems l.n the ml.d-to-Iate 1960s. Cost-effectl.ve tran-
sistors wl.th proven rell.abl.ll.ty are commercl.ally aval.lable for low-noise 
ampll.fl.ers, low-dl.stortl.on ll.near amplifl.ers, hl.gh-power Class C ampll.fiers, 
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and oscillators. This holds true especially for frequenc1es below 3 GHz. An 
excellent, albe1t s11ghtly partisan, review of the status and prospect of 
microwave Si bipolar transistors has been given by Snapp [87]. At frequenc1es 
above 5 GHz, the inherent performance limitations of Si b1polars have prevented 
their viability. Even in the 2- to 5-GHz range, the Si bipolar transistor has 
been successfully challenged by GaAs FETs, part1cularly in medium-power (~10 W) 
linear amplifier applications [88]. We w1ll not discuss S1 bipolar transistors 
any further; the1r performance w1ll, however, be used as a base11ne for the 
discussion of GaAs FETs. 
a. GaAs FETs 
The d1screte GaAs FET technology has matured rapidly over the last decade. 
An excellent tutor1al review of GaAs FETs was given by Liechti in 1976 [89]. 
As a result of intensive effort, GaAs FET technology has progressed from the 
early demonstrat1on phase to second- and third-generat10n processes and is 
f1nding many system applicat10ns. Nippon Electric 244 ser1es low-no1se FETs 
have been space-qualif1ed and deployed in space (AN1K B). RCA has developed 
and space-qua11f1ed an 8.5-W, 55-dB gain, 3.7- to 4.2-GHz amp11fier uS1ng GaAs 
FETs for the commercial advanced SATCOM satel11te that will be launched late in 
1982 [86]. 
The popularity of the GaAs FET 1S a consequence of its super10r frequency 
response, low no~se f~gure, h~gh l~near~ty, good power-added efficiency, and 
versat1lity. Many laborator1es are currently developing low-no1se GaAs FETs 
with 0.25-~m gate lengths that operate up to 30 GHz with n01se f1gures as low 
as 4 dB, w1th 5 dB of associated ga1n [90]. RCA 1S developing power GaAs FETs 
that have demonstrated 20 dBm of output power with a 3-dB ga1n at 26 GHz. Work 
at RCA has shown GaAs FETs to be capable of operating with power-added efficiency 
as high as 72% at 2.45 GHz at a cw power level of 1.2 W. 
i. GaAs FET Des1gn Cons1derations: The GaAs FET ~s a majority-carrier 
device that operates by controlling the current flow through a conducting chan-
nel by means of a Schottky-barrier control gate. The bas1c dev1ce conf1guration 
and its equivalent c1rcuit elements are shown 1n figure 111-15(a). The opera-
tion of the device at high microwave frequenc1es requires the gate length to be 
less than 1 ~m. The fundamental material propert1es of GaAs, such as high low-
f1eld mobi11ty, high peak electron velocity, and the eX1stence of an insulat1ng 
(~106_108 a'cm) GaAs substrate, are of major importance for microwave operation. 
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(a) Equivalent circuit of a Schottky-
barrier FET super1mposed on the 
cross section of the trans1stor. 
Rs 
(b) FET equ1valent c1rcuit. 
F1gure 111-15. GaAs FET conf1gurat1ons. 
A comprehens1ve analys1s of GaAs FETs based on an analyt1c one-dimensional 
model was carr1ed out by Pucel et al. [91]. While a s1mple form for the GaAs 
veloc1ty-field characterist1c 1S used, th1s model (known as the PHS model) 
predicts dc and small-s1gnal parameters accurately enough for f1rst-order 
device des1gn. As the device gate lengths decrease, there 1S a possibil1ty 
that the electrons do not reach equ1l1br1um w1th the lattice. As a consequence, 
in short(subm1crometer)-channel dev1ces the electron veloc1ty may actually be 
higher than the peak average veloc1ty, lead1ng to smaller trans1t-t1me and thus 
higher cut-off frequency [92]. The 1mpl1cat1ons of these nonequilibr1um 
effects are discussed 1n Section III.B (Exploratory Development). Figure 
1II-15(b) shows the equivalent circuit of the GaAs FET. 
A number of analyses of the n01se behav10r of GaAs FETs have been per-
formed. The 1nitial work was done by Van der Ziel [93], who pred1cted the 
noise behavior of the Shockley trans1stor. Later, Baechtold 1ncluded the 
effects of veloc1ty saturat10n by assuming that the average electron tempera-
ture in the channel is somewhat hotter than the lattice temperature [94]. The 
noise contr1but1on of the velocity-saturated region of the dev1ce was, however, 
not calculated. Th1s was subsequently done by Statz, Haus, and Pucel, who were 
the f1rst to obta1n good agreement w1th exper1ment [95]. These authors showed 
that the n01se contribut1on of the h1gh f1eld reg10n was due to dr1fting d1pole 
65 
layers In the saturated drlft veloclty zone. Such dlffusl0n nOlse was shown to 
be the domlnant contrlbutlon under certaln blas condltlons. Use of thlS 
approach made lt posslble for the flrst tlme to correctly predlct the depen-
dence of nOlse flgure on draln current. 
No noise analyses that take nonequllibrlum effects lnto account have been 
publlshed. Thls problem lS very complex, but rough predlctl0ns of the nOlse 
flgure of short-gate devlces can be made by extrapolatlng available analyses to 
short gate lengths and then lnsert1ng the galn-bandwldth product obtalned from 
velocity overshoot (nonequllibrium) calculatl0ns lnto the nOlse flgure expres-
slon. 
In 1979, an alternative formulatlon of FET nOlse figure analysls was 
publlshed by Fukul [96]. ThlS work, based on empir1cal curve flttlng to deVlce 
characteristlcs, provides reasonable deslgn guidel1nes for low-nolse devlce 
optlmlzatlon. 
The major conclusions of the PHS calculatlons of dev1ce equlvalent Clrcult 
parameters are summarlzed below: 
(1) Under normal operatlng blases and channel thlcknesses, most of the 
channel lS In veloclty saturatl0n. 
(2) A substant1al fractlon of the gate capacltance lS due to parasltlcs. 
This fractl0n lncreases as gate length decreases. 
(3) The transconductance depends dlrectly on the saturated drift velocity 
of electrons. (Any lncrease In electron velocity due to nonequlllbrlum effects 
increases the transconductance.) 
(4) Parameters, lncluding transconductance (gm) , gate-source capacltance 
(C ), and gate reslstance (R ), are essentlally flxed once gate length, material gs 1 
parameters, and source-to-gate spaclng are chosen, and are not lnfluenced 
strongly by geometrlcal layout or fabrlcatl0n technology. 
(5) Paraslt1c reslstances (Rs) and (Rd ) , the gate metallizatlon reS1S-
tance (R ), the draln reslstance (R ), and the draln gate capac1tance (Cd) are go
dependent on devlce deslgn, constructl0n, and channel mater1al quality. 
Efforts to lmprove performance are therefore concentrated on controlling these 
parameters. 
(6) At frequencles hlgher than X-band, extr1nS1C parasltlcs such as lead 
1nductance and package capac1tance become lncreaslngly lmportant. 
The goal of thlS dlScusslon lS only to lndicate factors affectlng FET 
deslgn. Detalls can be found In the llterature [91]. Fukul'S nOlse flgure 
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analysis lS d1scussed br1efly 1n the follow1ng sect10n on 10w-no1se FETs. 
11. Low-No1se GaAs FETs - 300 K Operat10n: The potent1al of GaAs FETs 
for 10w-no1se appl1cations lS lllustrated in f1gure 111-16, where the best pub-
llshed n01se f1gure data (late 1981) are shown as a funct10n of frequency. 
N01se f1gure data of 81 b1polar transistors are also shown to illustrate the 
slgn1f1cantly superior performance of GaAs FETs. F1gure 111-16 1ncludes the 
theoret1cal n01se f1gure computed by Fuku1 in 1979 [96] for a 0.25-~m gate-
length, 65-~m gate-w1dth GaAs FET opt1m1zed for low n01se. For frequenc1es up 
to 18 GHz, the experimental data are close to the computed curve; at higher 
frequencies, where opt1mal n01se match1ng lS more diff1cult to achieve and 
c1rcuit losses are h1gher, the exper1mental n01se f1gures are also h1gher. 
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For sol1d-state devices at m1crowave frequenc1es, the ga1n 1S relat1vely 
low, and a better 1nd1cator of n01se performance 1S the n01se measure M [97]. 
The noise measure, first 1ntroduced by Haus and Adler [97], 1S defined as 
M = 10 log10 (F - 1)/[(1 - I/G)] 
where F 1S the n01se figure (rat10) and G 1S the assoc1ated gain (rat10). 
F1gure 111-17 repeats the GaAs FET data of f1gure 111-16 but n01se measure is 
d1splayed as a function of frequency To obtain the lowest poss1ble system 
n01se figure, the f1rst-stage device should be selected for the lowest n01se 
measure. Table III-IS lists the n01se f1gure, associated ga1n, and n01se 
measure of some commerc1ally ava1lable GaAs FETs. 
To put these data into perspect1ve and look at development trends, we 
br1efly consider the low-n01se FET optim1zat10n analysis of Fuku1 [96]. The 
n01se performance of linear two-ports 1S character1zed by four n01se para-
meters: the m1nimum n01se f1gure, equ1valent n01se res1stance, opt1mum source 
resistance, and optimum source reactance. An act1ve two-port device usually 
consists of the 1ntr1nS1C part and surrounding paras1t1cs. Each of the n01se 
parameters of this dev1ce can be expressed 1n terms of the intrinsic device 
parameters and extrinsic paras1t1c parameters. The paras1t1c parameters are 
then class1f1ed 1nto two categor1es, res1st1ve and react1ve. In microwave 
transistors, the m1n1mum n01se f1gure is relat1vely insens1tive to the reactive 
paras1t1cs, while the other n01se parameters are strongly affected [96]. As 
the operating frequenc1es 1ncrease, these three n01se parameters become 1ncreas-
1ngly influenced by the react1ve paras1tics, such as lead 1nductances and 
package capac1tances. In contrast, the frequency character1stic of the m1nimum 
n01se figure 1S reasonably well descr1bed regardless of the reactive paras1t1cs. 
Fuku1 shows that the m1n1mum n01se f1gure F 
o 
can be written 1n terms of 
device geometrical and material parameters [96]. The equat10n for F 1S 
o 
F = 1 + kf (N~5 t 6 ['~L:2 + 1.32 2 ( ~ )'/2 0 z hL g 
2.1 1.1 L2 1.1 L3 ]"2 + 1/2 N 2/3 + N 0.82 + N 0.82 a 1 1 a2 2 a3 3 
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Figure 111-17. The data of figure 111-16 converted to n01se measure. 
The parameters for equation (3) (see f1g. 111-18) are def1ned as follows: 
N = carr1er concentrat1on 1n channel (xl0 16 cm-3) 
N1 , N2 , and N3 = carr1er concentration in reg10ns 1, 2, and 3, respec-
tively (xl0 16 cm-3) 
L = channel length (~m) 
L1 , L2 , and L3 are lengths (~m) of regions 1, 2, and 3, respectively 
L = gate metal length (~m) g 
f = operating frequency (GHz) 
h = th1ckness of gate metall1zat10n (~m) 
a = channel th1ckness under gate (~m) 
aI' a2 , a3 are th1cknesses (~m) in regions 1, 2, and 3, respect1vely 
k ~ 0.04, an exper1mentally determ1ned constant 
z = unit (gate-stripe) gate width (rom) 
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'-J Table III-IS. COMMERCIAL LOW-NOISE GaAs FETs (Dec. 1981) - TYPICAL PERFORMANCE* 0 
No~se F~gure, F (dB) Assoc~ated Ga~n, G (dB) No~se Measure, ** M (dB) 
Manufacturer Type No. 4 GHz 8 GHz 12 GHz 18 GHz 4 GHz 8 GHz 12 GHz 18 GHz 4 GHz 8 GHz 12 GHz 18 GHz 
-- --
Alpha ALF3000 (C)t 0.9 1.5 2.1 l3.0 11.0 8.5 2.36 
ALF3003 (P)t 0.9 1.5 2.1 13.0 10.5 8.0 2.40 
Avantek AT8040 (P) 2.4 9.0 2.67 
AT8041 (C) 2.0 2.8 10.0 7.0 2.1.[i) rl- 3.2Ji) 
AT8060 (p) 2.8 8.0 3.11 
AT8061 (C) 2.5 3.3 9.0 5.0 2.76 4.26 
Dexce1 DXL2503A (C) 1.9 2.8 4.0 10 8 5.5 3.17 4.92 
M~tsub~sh~ MGF1400 (p) 2.0 3.2 4.5 9 7 6 5.35 
MGFl402 (P) 1.1 2.0 3.0 l3 10 8 3.39 
MGFl403 (P) 0.8 1.3 1.8 2.8 14 12 10 5 7 1.9[iJ 3.2cfV 
MGFl412 (p) 0.8 13 
NEC NEl3700 (C) 0.8 1.2 1.9 2.5 14 11 9.5 7.5 2.0~ 2.89(1) 
NE13783 (P) 0.8 1.2 1.9 14 11 9 2.150 
NEl3783S r (P) 0.8 1.2 1.6 14 11 9.5 1.7JV 
NE38800 (C) 1.2 2.0 2.8 4.0 l3.5 11.5 8.5 6.0 3.l3 4.80 
NE38883 (P) 1.2 2.3 3.2 l3.0 11.0 7.5 3.66 
NE70000 (C) 1.0 1.5 2.3 l3 11 9 2.55 
NE70083 (P) 1.0 1.5 2.3 13 11 9 2.55 
P1essey GAT 6/P100 (C) 1.0 1.5 2.2 3.5 15 11.5 9.5 7.0 2.41 4.06 
GAT 6/P104 (P) 1.0 2.0 2.5 14 9.5 8.5 2.80 
i'Comp~led by R. E. Askew (RCA). r (C), ch~p; (P), packaged; S, selected by manufacturer 
for an opt~mum no~se f~gure at 12 GHz. 
i,i'M = 10 log 10 1 +----[ F 1 J 1 - l/G rt@ If • rank. 
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Figure 111-18. FET cross sect10n. 
Th1s expression assumes Al metallization for the gate and includes skin 
effect. 
It is 1nstructive to wr1te F 1n terms of the equivalent circuit para-
o 
meters [96], 
F = 1 + 0.27 Lf yg (R + R) and 
o m g s 
(4) 
g ~ 0.023 az (N/aL)1/3 S 
m-
where g is transconductance, a is the number of gate str1pes of w1dth z 1n az 
m 
= Z, the total gate w1dth (mm). 
ing statements can be made: 
From equations (3) and (4) for F , the follow-
o 
(a) To decrease the minimum n01se figure F , 1t is necessary to reduce 
o 
gate length L , source paras1tic resistance R , and gate metal res1stance, R g s g 
(b) Source (and dra1n) paras1tic resistances can be lowered by increasing 
18 -3 + doping under contacts (~10 cm n regions), narrowing the source-gate 
spacing, and 1ncreas1ng the GaAs thickness under source and dra1n contacts 
(recessed-gate geometry). 
(c) Gate parasit1c res1stance can be decreased by 1ncreas1ng metal thick-
ness h, decreas~ng un~t gate w~dth z, and 1ncreasing gate length L. Increas-g 
1ng the gate length 1S obv10usly counterproduct1ve. 
Note that decreasing the gate length by itself is not useful - it is also 
necessary to increase the gate metal th1ckness and/or reduce the unit gate 
w1dth. It 1S technolog1cally d1ff1cult, for example, to reduce L to 0.25 ~m g 
and 1ncrease h to more than 0.5-1 ~m. 
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F~gure III-19, taken from Fuku~'s paper [96], ~llustrates some of these 
p01nts. Note that g01ng from a 0.9- to a 0.5-~m gate length, keep1ng z at 
0.25 mm (curves b and c) does not decrease F sign1ficantly. Curves c and d 
o 
illustrate that keep~ng L g 
improves F sign1f1cantly. 
o 
Research Laboratory [98] of 
at 0.5 ~m and decreasing z from 0.25 to 0.1 mm 
Figure 111-20 shows a calculation by Hughes 
the 12-GHz n01se figure of a 0.25-~m gate-length 
GaAs FET as the gate metal thickness h is varied. Note the dramatic ~mprove­
ment in F as h is increased. 
o 
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computed for d1fferent device parameters by Fukui [96]. 
© 1979 IEEE. 
An 1mportant p01nt is that the m~n1mum n01se f1gure F depends only on 
o 
un1t gate str1pe w1dth; the transconductance and hence ga1n, however, depend 
on total gate w1dth. S~nce h1gh ga1n and min1mum noise f1gure are both 1m-
portant (i.e., to m1n1m1ze the n01se measure M), a mult1stripe gate geometry 
1S usually preferred. 
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Fukui also points out that a qU1ck est1mate of the min1mum noise f1gure of 
Si bipolar trans1stors at 300 K is given by the expression 
Folm1n 
2 
where b = 40 Icrb/fT' Ic 1S the collector bias current (A) and rb is the 
paras1t1c base res1stance (n). For the GaAs FET, 
F I - 1 + mf 
o m1n 
where m = 2.5 [g (R + R )] 1/2 fT m g s 
Thus, the n01se f1gure of the Si b1polar transistor increases quadrat1cally 
w1th frequency, while that of GaAs FETs increases linearly. 
(5) 
(6) 
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The follow~ng trends for convent~onal planar GaAs low-no~se FETs may be 
antic~pated: 
(1) Work on the opt~m~zat~on of device geometry w~ll continue. Major 
attention w~ll be given to m~nimizing parasitic resistances, part~cularly the 
gate metal res~stance. Use of th~cker metallizat~on and T-geometries are some 
poss~ble alternat~ves. This trend w~ll be l~m~ted by technolog~cal constra~nts. 
(2) We bel~eve that 0.25-~m gate length ~s close to the point of d~minish­
ing returns as far as gate-length m~n~m~zat~on ~s concerned. For frequencies 
below Ku-band, opt~mized 0.5-~m gate-length devices may be adequate. 
. + (3) The use of select~ve ~on ~mplantat~on to generate n source and dra~n 
reg~ons w~ll become more prevalent. 
(4) Evolut~onary ~mprovement ~n material qual~ty and manufactur~ng 
learn~ng-curve effects w~ll ~mprove the no~se figure of commercial dev~ces, 
bring~ng them closer to "best" laboratory results. 
(5) More low-no~se "gain blocks" consist~ng of monol~th~c two- or three-
stage ampl~f~ers w~ll probably come on the market. Th~s procedure w~ll mini-
m~ze the packag~ng paras~t~cs ~n the cr~tical front end of receivers. 
(6) GaAs FETs operat~ng ~n the EHF band will become commerc~ally ava~l­
able ~n the 1984 t~me frame. 
~~~. Cryogenic GaAs FET Ampl~f~ers: There are many appl~cat~ons, part~­
cularly those requ~r~ng large aperture antenna systems such as space commun~ca­
t~ons and rad~o astronomy, where no current dev~ce operat~ng at 300 K has suf-
f~c~ently low noise. Cooled GaAs FET ampl~f~ers can f~nd use ~n many of these 
appl~cat~ons. An excellent d~scuss~on of th~s top~c was presented by We~nreb 
~n 1980 [99]. 
F~gure 111-21, taken from We~nreb [99], shows the 1980 state of the art 
for m~crowave low-no~se ampl~f~ers at both 300 K and cryogen~c temperatures. 
At 20 K, the GaAs FET ampl~f~er performance ~s almost comparable to that of 
parametr~c ampl~f~ers (paramps). In add~t~on, GaAs FETs have two ~nherent 
advantages: (1) The GaAs FET ~s much less cr~t~cal to c~rcu~t ~mpedance than 
a negat~ve res~stance amplifier such as a paramp. (2) The GaAs FET amplifier ~s 
powered by dc ~n contrast to paramps that need a power osc~llator and tuned 
C1rcu1ts at several t1mes the operat1ng frequency. 
F1gure 111-22, aga1n taken from We1nreb [99], shows the n01se temperature 
of several commerc~al GaAs FETs (1979-1980 technology) at 4.5 GHz as a funct~on 
of phys~cal temperature. We1nreb also points out that coo11ng below 15 K does 
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Figure 111-21. Cryogenic low-noise ampl1fier (~1979-1980) [99]. 
© 1980 IEEE. 
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not decrease n01se temperature s1gn1ficantly S1nce the thermal conductiv1ty of 
GaAs decreases due to boundary scatter1ng of phonons, and self-heat1ng effects 
w1ll dominate [99]. 
b. GaAs Power FETs 
The m1crowave performance of GaAs power FETs has improved rapidly over the 
last few years as a result of 1ntens1ve effort at several laboratories allover 
the world. Mult1chip devices that generate 20-30 W at C-band to single-ch1p 
structures generat1ng 100 mW at 26 GHz have been demonstrated. As indicated 
earlier, RCA has developed and space-qual1f1ed 8.5-W, 55-dB gain, 33% overall 
eff1c1ency GaAs FET ampl1f1ers for SATCOM app11cation 1n the 3.7- to 4.2-GHz 
band [86]. Researchers at Bell Laborator1es are develop1ng GaAs power amp11f1ers 
for radio relay applications. A 25-W GaAs FET amp11f1er in the 4.9- to 5.2-GHz 
band for a m1crowave landing system has been descr1bed in the l1terature [85]. 
The GaAs FET power ampl1f1er 1S a very strong contender to replace med1um-power 
(10-20 W) TWTAs 1n many commun1cat1ons appl1cations. Table 111-16 qualitatively 
descr1bes the advantages of GaAs FET ampl1f1ers compared to those of TWTAs. 
Table 111-16. ADVANTAGES OF FET AMPLIFIERS OVER TWTAs 
• Lower Intermodulat10n Distort10n 
• More-Ideal Saturat10n Character1stics 
• Smaller Variat10n 1n Phase Sh1ft as a Function of Drive 
• Lower AM/PM Convers10n 
• No F1ne-Gra1n Ga1n Var1at10ns 
• Longer Life 
The replacement of TWTAs by GaAs FETs not only offers the t1me-honored 
advantages of sol1d-state dev1ces such as smaller S1ze and potential relia-
b1lity, but can also result 1n sign1f1cant performance enhancement. For 
example, in l1near ampl1fiers for commun1cations such as in mult1carr1er 
serv1ce, or for low-phase d1stortion amp11f1ers in FM-FDM serV1ce, the GaAs FET 
amp11fier is superior to TWTAs [86]. For these app11cations, the TWTAs are 
generally operated 1n a back-off mode, lead1ng to a large reduction in the TWTA 
dc-to-rf converS1on eff1c1ency. These tradeoffs are d1scussed by Dornan et al. 
of RCA 1n reference 86. 
76 
To put the state of the art of GaAs FETs 1n perspective, f1gure 111-23 
shows the typ1cal cw and pulsed output power capabil1ty of commercial Si 
bipolar transistors as a function of frequency. A few data points for labora-
tory GaAs FETs are also shown. Note that the Si bipolar data are for Class C 
operat1on, while the GaAs FET data are for Class A (or AB) operat1on. F1gure 
111-24 shows the output power-frequency data for both laboratory and commerc1al 
GaAs FETs. Note that commercial devices w1th about 0.75 W output power at 15 
GHz are available (Feb. 1982 data), and experimental devices operat1ng up to 30 
GHz have been reported. 
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Figure 111-23. S1-bipolar-transistor (classic amplifier) state of the 
art. GaAs FET (Class A or AB) p01nts shown for reference. 
i. Power GaAs FET Des1gn Cons1derations: GaAs power FETs have many 
similar1t1es w1th the low-no1se devices but also have s1gnificant differences. 
Both s1m1larities and d1fferences are l1sted below. 
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F1gure III-24. GaAs power-FET performance (~1982). 
(1) The GaAs power FET operates at a much higher source-dra1n bias 
voltage than 1tS low-noise counterpart. Operation at h1gher b1as voltage is 
necessary to allow a suff1c1ently large voltage swing to generate the desired 
output power. The cut-off frequency of a GaAs FET generally decreases as the 
source-dra1n b1as (Vns ) is 1ncreased [100]. Th1S impl1es that at h1gh micro-
wave frequencies, the power FET 1S, 1n general, more diff1cult to real1ze than 
its low-noise counterpart. Furthermore, this requ1rement impl1es that the 
source-dra1n burnout voltage must be max1m1zed. Source-dra1n burnout max1mi-
zat10n 1S therefore a major research tOP1C. 
(2) The gate width of the power FET has to be made larger than that of a 
low-noise device. The gate w1dth must be 1ncreased to prov1de suffic1ent 
current capab111ty to obta1n the required output power. To keep the gate 
metall1zat10n res1stance small, a mult1str1pe (interd1g1tated) geometry 1S 
employed to 1ncrease the gate w1dth. Increasing the gate width also reduces 
the dev1ce 1mpedance, mak1ng 1mpedance matching difficult. Th1S problem gets 
worse as the frequency increases. The approach usually taken 1S to determ1ne 
the optimum gate w1dth at a given frequency (or bandwidth) from 1mpedance 
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cons1derat10ns and to conf1gure the dev1ce w1th "cells" of the optimum gate 
w1dth. These cells can then be prematched to 50 n or any convenlent 1mpedance 
and then 1nterconnected. Th1S cell 1nterconnection can be accompl1shed on the 
Ch1P carr1er (package) or 1n a monol1th1c format. 
(3) As 1n the case of all power devices, the thermal impedance of the 
dev1ce must be m1nimized by proper heat-sink1ng. Th1S requ1rement has led to 
several power FET designs (fig. 111-25) that w111 be d1scussed presently. 
(4) The dev1ce and mount1ng paras1t1cs must be m1nim1zed. This require-
ment becomes more d1fficult to meet as the operating frequency 1ncreases. The 
source 1nductance and gate metallizat10n res1stance are two 1mportant paras1t1cs 
that must be m1n1m1zed. 
A reV1ew of GaAs power FET des1gn and performance was presented by DiLorenzo 
and Wisseman [101] 1n 1979. We br1efly present part of their slmpl1f1ed 
analysis to illustrate some key p01nts. The four p01nts d1scussed above will 
then be amplified to illustrate current research trends. 
Figure 111-26 shows the slmpl1f1ed stat1c I-V character1st1cs of a GaAs 
power FET. Curve C1 shows the maX1mum device current If when the Schottky 
barr1er gate 1S forward-b1ased and the channel 1S completely open. Curve C2 1S 
the load line whose slope is the rec1procal of the load resistance. The point 
correspond1ng to VSD,IDS,VG 1S the quiescent operating point. The other 
1mportant parameters are the knee voltage Vk and the limiting source-dra1n 
voltage V~D' and Vp 1S the term1nal pinch-off voltage (i.e., the channel is 
pinched off when VG = -Vp ). This lim1t1ng voltage is set by the gate-dra1n L 
avalanche breakdown voltage VGD , as 1n the express10n VSD = VGD - Vp. 
Beyond this point, excess current occurs in the drain circuit due to 
avalanche breakdown that cannot be modulated by the gate and therefore does 
not contr1bute to dev1ce output power. The max1mum output power can then be 
calculated to be 
p = 
m 
(7) 
D1Lorenzo and W1sseman cla1m that P 1S about 1 W/mm of gate width. In gen-
m 
eral, our experience shows that P 1S about 0.5-0.8 W/mm for most ava1lable 
m 
devices. For frequenc1es about Ku-band, P is usually 0.5 W/mm and decreases 
m 
as frequency 1ncreases. For opt1mum output power, If and VGD must be in-
creased and Vk decreased. These parameters are interrelated: an 1ncrease 1n 
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F1gure 111-25. Representative FET geometr1es [101]. © 1979 IEEE. 
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Figure 111-26. Schematic representat10n of the I-V characteristic of 
a power GaAs FET showing the 1mportant variables for 
power [101]. © 1979 IEEE. 
If by an 1ncrease 1n doping decreases the breakdown voltage VGD . At constant 
doping, an increase in If 1ncreases Vp ' and so on. Thus tradeoffs have to be 
made, and these are usually determined emp1rically. 
Gate-Dra1n Avalanche Breakdown. As indicated earlier, the onset of gate-
drain avalanche imposes a constraint on the rf voltage sW1ng and, hence, on 
the output power capability of GaAs power FETs. Wemple et al. [102] have shown 
empirically that the recognit10n of the surface depletion phenomenon in GaAs 
and m1nimization of the undepleted charge per unit area between the gate and 
drain can result in avalanche voltage factors of 2-3 above the bulk value. 
Th1s is a result of the two-d1mensional character of the channel electric 
field. Computer simulat10n by Curtice [103] confirms these conclusions. 
Recessing the gate by the surface depletion thickness and keeping the channel 
saturation current (prior to gate recess1ng) below 400 rnA/mm of gate width is 
one appropr1ate strategy for minimizing breakdown [102]. Technological con-
siderations such as well defined, uniform gate metallization without sharp 
edges, etc., are of equal 1mportance. 
Gate-Width Considerations. The strategies currently being used in various 
laborator1es to increase gate w1dth have been rev1ewed by DiLorenzo and Wisse-
man [101]. These strateg1es comprise various methods for paralleling a number 
of gate str1pes. 
The planar1ty of the GaAs FET structure (i.e., source, drain, and gate 
contacts lying almost on a plane) requ1res that some means of isolation must be 
provided to prevent two of the three electrodes from short-circuiting. Fujitsu 
[104] and NEC [105] have used a gate-over-source crossover with dielectric 
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(S~02) ~solat~on. Th~s strategy makes eff~c~ent use of GaAs real estate at the 
expense of process~ng complex~ty. FUJ~tsu has developed a 26-mm-w~de device. 
Parallel~ng has been ach~eved by ~nterconnect~on w~th w~re bonding (T1), 
a~r-isolated metal br1dging (RCA), flip-ch1p-bond1ng plated-up source pads 
(RCA, MSC, and Mitsub~shi), and flip-chip-bond~ng metal-br~dged sources (RCA, 
M~tsub~sh~). Fl~p-ch~p mounting also provides excellent heat-s1nking and 
min~mal parasit1c source 1nductance. The f11p-chip approach was p10neered by 
RCA [106]. 
However, 1ncreas1ng the gate width by paralleling results in reduced 
dev1ce 1mpedance and makes C1rcu1t match~ng d1fficult. The 1mpedance match1ng 
problem becomes more d~ff~cult at h~gher frequencies or when large bandw~dths 
are requ1red. As ment~oned above [see under (2) ~n Sect~on 111.B.2.~], for 
such app11cat10ns the preferred strategy 1S to prematch cells of opt~mum w1dth 
and then interconnect cells 1n the package or 1n a mono11thic format. The 
optimal cell width is a funct~on of frequency, des1red bandw1dth, and to a 
certa~n extent the spec~fic device geometry. For ~n-package match~ng, w~re 
bonds can be used as ~nductors, and package standoffs as capac~tors. Figure 
11I-27 ~s a photograph of an on-carr~er (package) matched ampl~fier. Th~s 
conf~guration was developed by R. L. Cam~sa of RCA [107]. 
Thermal Management. The thermal des1gn of a power device is of obvious 
importance. Thermal analys1s depends on the spec1fic device conf~guration and 
requires a three-d1mens10nal heat-flow calculat10n. The thermal des1gn of 
power FETs has been descr~bed by Wemple and Huang [108]. The following general 
statements can be made: 
(1) For power FETs that are mounted upright on the heat s1nk, heat must 
be removed through the GaAs substrates. W~th the relat~vely low thermal 
conduct~v~ty of GaAs, the substrate must be th~nned. The min~mum thickness ~s 
determined by technolog~cal cons~derat~ons such as ease of th~nning, breakage 
due to frag~11ty of GaAs, and so on. It 1S diff1cult to thin the substrate to 
less than about 50 ~m. After th~nn1ng, a metal heat s1nk can be plated on. 
For mult1gate FETs (almost all power FETs) , the gate-to-gate separat~on 
(~.e., the separat~on between adjacent heat sources) ~s another key des~gn 
parameter. To prevent the thermal ~nteract~on between adjacent sources, ~t is 
des1rable to 1ncrease the1r separation. Clearly, the th~cker the substrate the 
more important the adjacent gate separat~on. Other cons~derat~ons such as 
wavelength constra1n th~s separat~on at h~gher m~crowave frequenc1es. 
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F1gure 111-27. Lumped-element amp11f1er [107]. 
(2) For f11p-ch1p-mounted FETs, the heat 1S removed through the source 
posts [108]. The spreading res1stances between GaAs and the source posts and 
those between the posts and heat s1nk are 1mportant [see fig. 111-25(a)]. Again, 
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gate-to-gate separat1on, source pad size, and 1ntegr1ty of the fl1p-ch1p bond 
are 1mportant. 
It is s1gnif1cant that in most power FET des1gns, the temperature r1se 
is about 50-70°C above ambient. This 1S cons1derably lower than that of sol1d-
state devices 11ke the IMPATT (w1th a temperature rise of ~2000C). 
Parasitic Min1mization. The minimizat10n of paras1t1cs is very important 
for GaAs FETs. We briefly d1scussed the effect of intr1nsic parasit1cs on the 
frequency response of low-noise FETs; these cons1derat1ons also apply to power 
dev1ces. In add1t10n, extr1nS1C paras1t1cs, such as the source 1nductance (L ) 
s 
and mounting capacitances due to package standoffs, become 1mportant, part1cu-
larly at higher frequencies. The device total gate width and the des1red 
bandwidth also influence the amount of extr1nsic paras1tics that can be tol-
erated. Some strateg1es that have evolved and are being pursued are sheet 
grounding of the source pads, v1a-hole ground1ng of sources [109], and flip-
ch1p mount1ng of the sources to a good rf ground [106]. Each method has both 
advantages and disadvantages, and 1t 1S d1ff1cult to make any spec1f1c state-
ments other than emphas1ze the 1mportance of min1m1z1ng L . 
s 
i1. Ampl1fier De&1gn Cons1derat1ons: The major obJect1ve of th1s sect10n 
1S to reV1ew dev1ce technology. A brief but 1ncomplete d1scuss1on on ampl1f1er 
des1gn is presented to ind1cate some 1mportant cons1derat10ns. A major requ1re-
ment for power ampl1fier des1gn 1S to have a knowledge of the large-s1gnal 
character1stics of the trans1stor [110]. Such character1st1cs can be obta1ned, 
for example, by using a load-pull techn1que preferably under computer control 
[111]. For satel11te commun1cations appl1cat10ns that require 11near ampl1f1ca-
t10n with h1gh eff1ciency, 1t 1S des1rable to character1ze the dev1ce by gen-
erating load 1mpedance contours for constant output power, constant intermodu-
lation d1stort1on, and constant eff1c1ency [86]. Th1s procedure, descr1bed by 
Sechi [112], allows mak1ng the appropriate tradeoffs for spec1f1c appl1cations. 
Table 111-17 descr1bes the performance of an 8.S-W GaAs FET ampl1fier 
developed for RCA SATCOM by Dornan et al. [86] to 1ndicate the excellent 
performance of GaAs FET ampl1f1ers for commun1cat10ns appl1cat10ns. 
c. Rel1ab1lity 
There 1S currently an 1ntens1ve effort 1n many laborator1es to 1mprove the 
rel1ab1lity of GaAs low-no1se and power FETs and eluc1date the fa1lure mechan1sms. 
The rel1ability of GaAs FETs 1S a funct10n of the spec1f1c dev1ce design and 
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Table III-17. SUMMARY OF rf REQUIREMENTS AND PERFORMANCE FOR TWO 
ENGINEERING MODELS OF GaAs FET SATCOM AMPLIFIER [86] 
Performance Engmeermg Models 
Charactenstlc SpecIfIed Values UnIt #1 UnIt #2 
1 Type I 37-39 GHz Type I 
Type II 385-4 05 GHz 
Type III 40-42GHz Type III 
2 HIgh-Power Operatmg- 85 (EOL) 850 871 
Pomt Power Output 
Mmlmums (Watts) 
3 Gam at HIgh-Power 50-53 525-530 555 
Operatmg Pomt (dB) 
4 SmaU-Slgnal Gam (dB) TYPlcaUy 3-4 dB 550-560 590 
5 SmaU-Slgnal-Gam 
greater 
025 080 050 
Flatness (Any Channel) 
(dB pop) 
6 SmaU-Slgnal-Gam ±OOIO ±002 ±002 
Slope (Any Channel) 
(dB/MHz) 
7 SmaU-Slgnal Gam 
StabIlIty (Over Full 
13 150 055 
Temp Range) (dB pop) 
8 Level of 1M Output 
RelatIve to Carner 
Input Levels (dB) 
-3 -13 -13 -13 
-10 -24 -23 -24 
-17 -32 -34 -36 
9 HarmonIcs Power 
RelatIve to Fundamental 
(Under FuU Power) (dB) 
2nd HarmonIc -12 -60 -SO 
3rd HarmonIc -21 -70 -70 
10 Input VSWR 125 123 125 
Output VSWR 115 109 108 
11 Group Delay (Any 
Channel) 
VanatlOns ns Pop 05 025 083 
Slope (~T/M)lJs/I0 MHz 01 004 023 
12 Phase ShIft m Degrees for Input 
Dnve Level of Carner 
Below Operatmg Pomt of 
OdB 22° 52° 200° 
-3dB 17° 80° 140° 
-6dB 14° 70° 11 0° 
-10dB 7° 40° 45° 
13 AM/PM ConversIOn (o/dB) 20 140 170 
14 AM/PM Transfer (o/dB) WIth 
Level of Un modulated Carner 
RelatIve to Modulated 
CarrIer of 
-20 dB 30 265 
OdB 20 150 
15 Max Dlss~atlOn Over 27 2336 2530 
Range of 0 Dnve to 
Operatmg-Pomt Dnve (Watts) 
16 Max WeIght (lbs) 10 10 081 
17 Max SIze' (m3) 20 1568 1568 
, Excludmg output Isolator 
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geometry; we are therefore cons~der~ng only the general features of the 
subject ~n th~s report. 
The rel~abil~ty of low-no~se GaAs FETs has been extens~vely ~nvest~gated 
[113-119]. The fa~lure mechanisms and rel~ab~l~ty are relatively well under-
stood and ~t ~s cla~med that the essential problems are practically solved 
[120]. The NEC-244 (N~ppon Electr~c) low-no~se GaAs FET ~s being used in the 
ANIK-B satell~te that is operat~onal and will be employed ~n the beacon and 
rece~ver sect~ons of the RCA advanced SATCOM to be launched ~n October 1982. 
The Hewlett-Packard HP-2201 low-noise GaAs FET ~s being employed ~n the low-
level stages of the solid-state power ampl~f~er (SSPA) being developed by RCA 
for the advanced SATCOM. 
The rel~ab~l~ty of power transistors, however, ~s less well understood. A 
recent publ~cat~on by Fuku~ et al. [120] describes the reliab~l~ty of and 
failure mechan~sms ~n GaAs power FETs developed by Bell Laboratories. The 
rel~ability aspects of power FETs are more complex than those of low-no~se 
FETs. This ~s pr~nc~pally due to the fact that power devices operate at higher 
voltage (dc and rf) and current (dc and rf), and hence d~ss~pate more power. 
The researchers at Bell Laborator~es invest~gated GaAs power FETs w~th Al gates 
and s~l~con n~tr~de pass~vat~on [120]. A total of 265 standard 6-mm-wide 
dev~ces were aged under dc-bias condit~ons w~th and without rf dr~ve at channel 
temperatures of 250, 210, and 175°C. One-m~llion dev~ce hours were accumulated 
w1th no catastroph~c fa~lure. A very conservat~ve est~mate predicts that the 
fa1lure rate for burnout at a max~mum channel temperature in normal operat~on 
of 110°C would be below 100 FITs.* Degradat~on ~n the electrical parameters has 
been very slow even at 250°C channel temperature. It was est~mated that the 
fa~lure rate for gradual degradat~on at 110°C would be well below 100 FITs and 
most l~kely lower than 10 FITs. No deterioration ~n the propert~es of gates 
and ohm~c contacts was observed. D~agnostic character~zat~on has revealed that 
gradual degradation ~n the sample dev~ces ~s caused by deter~oration ~n the 
channel material. There was no noticeable d~fference in gradual degradation 
between devices aged w~th and without rf drive at the same channel temperature 
for more than 3000 h. 
RCA has carried out a study of GaAs power FETs for communicat~ons satel-
l~te applicat~ons [86,121]. The design operat~ng 11fe of the satellite is 10 
*One (1) FIT ~s one fa~lure in test ~n 109 dev~ce-hours. 
86 
years and thus requ1res h1ghly re11able dev1ces. The 1nfluence of parameter 
screen1ng and dev1ce operat1ng condit10ns on the I1fet1me of power GaAs FETs 
has been 1nvestigated. Under rf operat1ng cond1t10ns, power FETs are subject 
to w1de voltage and current excurs10ns, wh1ch stress the dev1ces near to 
max1mum values. To ensure re11able, long-11fe operat10n, effect1ve dev1ce 
screens and operating design gU1de11nes were estab11shed. 
RCA has conducted rf accelerated temperature test1ng of both commercial 
and screened GaAs FETs. The commerc1al dev1ces were of two types: FUj1tSU 
FLC-30 MM and FLS-50 MM. Both FETs are of s1m1lar construct10n w1th the FLC-50 
hav1ng approx1mately 40% more act1ve area. E1ght dev1ces of each type were 
tested at a channel temperature of 200°C w1th an rf 1nput dr1ve of 30.0 dBm at 
4.0 GHz. 
The commerc1al FLC-30 dev1ces exh1b1ted an S-shaped fa1lure d1str1but10n 
with exceSS1ve gate current under rf dr1ve as a precursor to early failure. 
Drain-source electrom1grat10n w1th Au-Ga h1llock growth was the predom1nant 
fa1lure mechan1sm. The FLS-50 dev1ces, effect1vely being dr1ven at a 30% lower 
rf power dens1ty, showed less severe electrom1grat10n at equ1valent test times. 
As a result of the testing of these commerc1al FETs, a screening and 
quahf1cation procedure for "fhght-quahty" FETs was devised. N1neteen FLC-30 
MA FETs that comply w1th th1s qua11f1cation procedure were then tested at a 
channel temperature of 190°C. An add1t10nal 10 qua11f1ed devices were tested 
at a channel temperature of 215°C. These FLC-30 MA dev1ces were tested at a 
dra1n-source voltage of 9.0 V and an 1nput dr1ve of 27.5 dBm at 4.0 GHz. 
These 29 dev1ces had no 1nfant fa1lures. The predom1nant fa1lure mode was 
graceful 1n nature; the predom1nant mechan1sm was dra1n-source m1grat10n w1th 
evidence of gate v01d1ng 1n some devices. A catastroph1c fa1lure mechanism 
assoc1ated w1th h1llock growth was 1dent1f1ed. Th1s effect occurs well after 
the useful l1fe of the device, wh1ch 1S def1ned by a 0.3-dB decrease 1n the 
output power of the deV1ce. 
Device screen1ng, w1th a spec1f1cat10n that 1ncludes a h1gh-temperature rf 
burn-1n, has been shown to e11m1nate early fa1lures 1n GaAs power FETs. 
F11ght-qua11ty dev1ces screened to th1s procedure are estimated to have an 
average fa1lure rate, over a 10-year m1SS10n, of 2.0 FITs. Th1s est1mate 1S 
for an operat1ng channel temperature of 85°C. 
It is clear that wh1le more research on GaAs FET reliab1lity must be 
carr1ed out, the pre11m1nary results are very encourag1ng. RCA expects to 
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launch a SATCOM satel11te w1th 8.5-W GaAs FET power ampl1f1ers 1n October 1982. 
Table 111-18 11sts some examples of space-qual1f1ed GaAs FETs. 
Table 111-18. SPACE-QUALIFIED GaAs FETs* 
Dev1ce 
Type 
Low-Noise 
Low-Noise 
Power-FET 
Manufacturer Part No. 
Nippon-Electric, NEC-244 
Japan 
Hewlett-Packard HP-2201 
Palo Alto, Cal1f. 
FUJ1tsu, Japan 
Fuj1tsu, Japan 
FLC-02 
FLC-08 
FLC-15 
FLC-30 
;'·Illustrat1ve examples. 
1. 
2. 
3. 
1. 
2. 
1. 
2. 
Comments 
Being used 1n ANIK-B, 
operat1onal 
W1l1 be used 1n RCA Advanced 
SATCOM, October 1982 
AI-Gate Dev1ce 
W111 be used 1n dr1ver sect10n 
of SSPA for RCA Advanced SATCOM 
AI-Gate DeV1ce 
Used 1n SSPA, RCA Advanced 
SATCOM 
AI-Gate Dev1ce 
C. MULTIGIGABIT-RATE GaAs DIGITAL INTEGRATED CIRCUITS 
The state of the art of GaAs MESFET-based d1g1tal ICs has come a long way 
S1nce the publ1cat1on of Van Tuyl and L1echt1's p1oneer1ng paper 1n 1974 [122]. 
The C1rcu1t conf1gurat10n they descr1bed, S1nce termed buffered FET log1c 
(BFL), 1S still one of the most popular among laboratories allover the world. 
Before discuss1ng the features of GaAs digital Ies and the1r relat1ve mer1ts 
compared with S1 technology, we present the following background 1nformat1on: 
(a) L1echt1 et al. of Hewlett-Packard have developed a GaAs BFL three-
chip set cons1st1ng of an 8:1 parallel-to-serial converter (programmable word 
generator) that generates 8-b1t words at 5 Gb/s; a pseudorandom bit-sequence 
generator (PRBS) that produces a max1mum-Iength sequence of 1023 b1ts at 2.5 
Gb/s; and a recurrence-relat1onsh1p test chip that receives and checks the PRBS 
for errors at 2 Gb/s [123]. They report a 30% funct10nal Y1eld for these MSI 
C1rcu1ts cons1st1ng of about 500 act1ve devices per ch1p [123]. The FETs used 
have 1 ~m-gate lengths. 
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(b) Eden et al. of Rockwell Internat10nal have reported on an 8x8 mul-
t1pller uSlng the Schottky-dlode FET lOglC (SDFL) approach that they ploneered 
[124]. The multlpller comprlses 1008 SDFL gates w1th 6048 deVlces. ThlS ChlP 
represents the hlghest level of lntegratl0n reported to date for GaAs ICs. The 
multipller has a multlply-tlme of 6 ns and dlss1pates 0.8 W. ThlS performance 
compares favorably wlth a state-of-the-art Sl ECL multiplier (TRW) that has a 
mUltiply time of 70 ns and a power dlsslpatlon of 1.2 W. 
(c) Researchers at Thomson-CSF have descrlbed a quasl-normally-off GaAs 
FET 10glC Clrcult called the low-plnchoff voltage 10glC (LPFL). An 8-blt 
static random-access memory wlth 6000-~m2 cells and devices wlth 0.8-~m fea-
tures wlth a decode time of 0.6 ns has been reported wlth LPFL [125]. 
The dramatic development of GaAs dlgltal ICs ln less than a decade clearly 
attests to thelr potentlal. The vlabllity of GaAs-FET-based 10glC, the lntegra-
tl0n levels that can be achleved, and the potential advantages compared to Si 
logic technology are stlll belng debated. A dlspasslonate comparlson of the 
potential of GaAs and Sl technology is not avallable in the literature. Such a 
comparison lS dlfflcult because of the many varlables lnvolved. Slnce the 
major demand for dlgltal ICs lS at lower speeds, Si technology has really not 
been pushed to ltS ultlmate limlts lnsofar as speed lS concerned. The current 
effort on the development of Sl-based very hlgh speed lntegrated-circuit 
(VHSIC) technology wlll go a long way toward answering many of the questions 
ralsed above. The sltuatl0n lS further complicated by the fact that functlonal 
speed ln 10glC subsystems can be lncreased by parallel processlng - the advanced 
state of the art of Sl technology (e.g., VLSI capablilty) lS partlcularly sUlted 
for the parallel processlng approach. 
In splte of thlS uncertalnty, lt lS clear that GaAs dlgital technology 
wlll have an lmpact on some important speclallzed applications, ln particular, 
ultrahlgh-speed real-tlme slgnal processlng. We can make the followlng general 
statements: 
(1) Computer simulatlon of GaAs and Sl MESFETs wlth comparable geometries 
(1- and 0.5-~m gate lengths) shows that the GaAs MESFET can sWltch tWlce as 
much current as ltS Sl counterpart in the same tlme [126]. This fact lS a con-
sequence of the hlgher low-fleld moblilty of GaAs. Since the gate-source 
capacltance for GaAs and Sl MESFETs lS comparable, the GaAs sWltch is about 
tWlce as fast at the Sl devlce. ThlS lS lndependent of fan-ln and fan-out. 
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(These simulat10ns do not 1nclude nonequ1l1br1um effects such as veloc1ty 
overshoot. Veloc1ty overshoot w1ll tend to favor the GaAs gate [92]). 
(2) Measured sW1tch1ng data of Gre1l1ng et al. [127] show that GaAs gates 
are two-to-six t1mes faster than comparable S1 gates depending upon bias 
condit1ons. At low-bias cond1t10ns, the h1gher peak veloc1ty 1n GaAs results 
1n the s1x-times advantage and, at h1gh-b1as voltage, comparable values of 
saturated veloc1ty reduce the advantage to a factor of 2 [126]. 
(3) Turn-on and turn-off t1me are two~to-three t1mes lower (faster) for 
GaAs MESFETs than for comparable S1 MESFETs [126]. Table 111-19, taken from 
reference 126, shows a comparison between 1- and 0.5-~m GaAs and S1 MESFETs. 
Table 111-19. TWO-INPUT MESFET NOR GATE 
(Turn-on t1me (tON)' turn-off t1me (tOFF)' average 
switch1ng delay (td), average power (Pn ) , and power 
delay product (Pntd ) for gates using 1- and 0.5-~m S1 
and GaAs MESFETs. F denotes fan-1n, and E fan-out) [126]. 
tON tOFF td Pn Pntd 
Gate F/E ~ ~ ~ (mW) (pJ) 
1 ~m S1 1/1 131 315 223 5.7 1.3 
1 IJm GaAs 1/1 55 101 78 12.3 0.96 
1 IJm S1 2/2 186 449 318 5.7 1.8 
1 ~m GaAs 2/2 84 152 118 12.3 1.5 
0.5 ~m S1 1/1 92 283 188 8.9 1.7 
0.5 ~m GaAs 1/1 47 110 79 14.7 1.2 
(4) Barna has computed the propagat1on delay as a function of inter-
connect10n capac1tance 1n two-1nput NOR gates w1th a fan-out of 2 for S1 NMOS, 
CMOS, ECL, and GaAs deplet10n and enhancement MESFET technolog1es [128]. 
F1gure 111-28 shows these computat1ons for 1-~m m1n1mum geometr1es at gate 
power d1ssipat10n levels of 1 mW (typical LSI diss1pat1on - 2000 gates/chip) 
and 0.2 mW (typical VLSI diss1pat10n - 10,000 gates/ch1p). Clearly, under LSI 
cond1t10ns, GaAs technolog1es prov1de a performance superior to that of S1 for 
custom log1c. Under VLSI cond1t10ns, 1nterconnect1on delay becomes more cr1t-
1cal, and the advantage of GaAs technology 1S less clear. Eden has p01nted 
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Flgure 111-28. Propagation delay vs lnterconnectl0n capacitance for 
varl0US technologles; 2-input NOR gate, fan-out = 2, 
gate length = 1 ~m [128]. Redrawn wlth permlssion of 
VLSI DESIGN Magazine. 
out, however, that a VLSI ChlP is designed so that the interconnectl0n lengths 
ln critical areas are small; long interconnections are used ln less critical 
reglons where slower signal propagation can be tolerated [129]. ThlS considera-
tlon must also be factored In. 
It is reasonable to conclude at thlS stage of development that while GaAs 
is lndeed suitable for VLSI with 10,000 gates/chip, lt is 11kely to have its 
greatest lmpact on speclalized custom 10glC. The impact on VLSI circults bUllt 
wlth Ilbrary cells and automatic placement routlnes will probably be 11mited 
[128]. 
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1. GaAs MESFET-Based LOglC Technologles 
We wlll reVlew the maJor GaAs MESFET-based 10glc technologles under 
development [130]. The superl0r electron dynamlcs of GaAs, along with the 
7 8 
avallablilty of seml-lnsulatlng (10 -10 n'cm) GaAs substrates, make lt very 
attractlve for multlglgablt-rate dlgltal integrated Clrcults. The electron 
moblllty in GaAs lS about six tlmes that of similarly doped bulk Sl. Further-
more, the electron mobility ln typlcal GaAs MESFET channels lS 10 tlmes that of 
Electron drift velocltles ln typlcal 1-~m 
-1 
cm s ) are several times those ln Sl 
Sl NMOS FETs under strong inverslon. 
gate GaAs MESFET channels (~1.5-2xl07 
NMOS devlces (~0.65xl07 cm s-l) and occur at lower voltages [130]. Eden et al. 
the equation IDS = K(V - V )2 for GaAs have compared "K" values deflned by 
and Sl devlces (fig. 111-29) [130]. 
gs p 
The K values for GaAs MESFETs for gate 
voltage (V ) close to threshold (V ) are hlgher than those for Sl FETs. ThlS gs p 
lmplles that for ldentlcal loadlng and interconnect capacitances, GaAs MESFETs 
can achleve hlgher sWltchlng speeds at lower voltage sWlngs. (This is ldentlcal 
to our prevlous statement that GaAs MESFETs are better current sWltches.) The 
semi-lnsulatlng GaAs substrate also results ln much lower lnterconnect and 
parasltic capacltances than does bulk Sl ICs (comparable to sillcon on sapphlre). 
For a vlable dlgltal IC technology, the followlng requlrements must be met 
slmultaneously: 
1. Ultrahlgh sWltchlng speed. ThlS implles low propagatlon delay, t d , 
and fast rlse and fall tlmes. 
li. Low power dlsslpatl0n per gate, PD. 
ill. Low dynamlc sWltchlng energy; 1.e., low power-delay product, PDtd . 
iv. Hlgh process Yleld. 
v. Hlgh gate denslty. 
Figures are not glven, Slnce these requirements are lnterrelated. Delay, 
power dlsslpatl0n, and gate densltles must be traded off, dependlng on speciflc 
requirements. 
a. Buffered FET Logic (BFL) 
The flrst GaAs MESFET 10glC IC reported used the buffered FET configur-
ation [122]. The BFL conf1guratlon is perhaps the most popular conflguratlon 
and lS belng pursued by HP, RCA, Hughes Research Laboratorles, Texas Instru-
ments, Thomson CSF, Plessey, Phllips LPE, FUJltSU, NEC, and others [125]. BFL 
Clrcults represent the fastest GaAs ICs reported to date (e.g., 5 GHz 8:1 
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F1gure 111-29. Compar1son of characterist1cs of GaAs s1licon and short-
channel MESFETs, and si11con NMOS dra1n current vs gate 
voltage (above threshold). In the MESFETs, the effective 
source-dra1n channel length equals the gate length, 
whereas 1n the NMOS dev1ces it is shorter (as low as 
0.3 ~m for the L = 0.7 ~m NMOS devices). GaAs HEMT g 
dev1ces have even sharper turn-on characteristics, and 
achieve G = 409 mSjmm trans conductances with L = 1.7 ~m 
m g 
(at 77 K) [128]. Repr1nted with permission of VLSI DESIGN 
Magazl.ne. 
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mult1plexer [123]). Th1s configuration 1S on the high-speed side of the 
speed-power spectrum and is most sU1ted for MSI and perhaps LSI levels. 
Figure III-3D shows the basic inverter and NAND/NOR BFL circuit configura-
t10n. The character1stic features of the BFL configuration are as follows: 
(1) Circuits typically employ deplet10n-mode GaAs MESFETs w1th 
-3 V < V < -1 V. The gate requires a negative voltage to turn off the p 
n-channel, and a positive drain voltage must be employed; level shifting must 
therefore be provided to make the 1nput and output compatible. 
(2) In BFL, negat1ve-voltage swing operat10n is achieved by level-shifting 
the posit1ve drain voltage. This is done by using several forward-biased 
diodes 1n the source follower/load driver circu1t. The drawback of this 
configurat10n is that a s1gnificant fraction of power is diss1pated in the 
level-shift circuits. 
(3) The non11nearity of the MESFET 1S used to implement the logic func-
t10n. Higher-level 10g1c, 1.e., mult1ple NAND/NOR funct10ns are poss1ble by 
series/parallel comb1nations of switch trans1stors. Note that mUltiple input 
NAND/NOR gates can use one load driver and level-sh1ft chain. The load driver 
(or buffer) transistor can be e11m1nated in noncritical paths, resulting in 
reduced power dissipation with a corresponding increase in delay [130]. 
(4) A positive (+VDD ) and negat1ve (-VSS ) power supply are required. 
The attractiveness of the BFL approach lies in these features: 
(1) The BFL approach can be 1mplemented uS1ng a s1ngle epitaxial or 10n-
17 -3 1mplanted (~10 cm ,0.15-0.2 ~m) layer by a process sim1lar to that of a 
discrete m1crowave MESFET. Device isolat10n can be ach1eved by mesa isolation, 
by proton or B implant, or by single select1ve implant. 
(2) Multiple 1mplantat10n, i.e., n+ layers for contacts, can be added to 
improve performance. 
(3) The higher speed of this configuration makes possible MSI c1rcuits 
(such as mult1plexers/demult1plexers, PRN generators, and programmable divi-
ders) that can f1nd 1mmediate application. These circuits can be used for 
"front end" s1gnal processing to extend the frequency range of instrumentation, 
for 1ncreasing data bus rate by multiplex1ng/demultiplexing, in frequency 
synthesizer applications, etc. 
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F1gure 111-30. Bas1c C1rcu1t configurations for buffered FET logic [76]. 
© 1982 IEEE. 
b. Schottky-D1ode FET Logic (SDFL) 
The SDFL lS a varlant of the BFL approach pl0neered by investigators at 
Rockwell Internatlonal [130]. In SDFL, the d10des do the logical poslt1ve 
ORing at the input, and depletion mode MESFETs provide inversion and galn. 
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Figure 111-31 shows some typ1cal SDFL gate configurat1ons. The SDFL configura-
tion has the following characterist1cs: 
(1) It uses clusters of small (typ1cally 1 ~m x 2 ~m) Schottky d10des to 
perform log1c OR function. These are further processed by MESFETs for series 
NANDing, dra1n dott1ng, etc. 
(2) High fan-1n can be ach1eved at the f1rst (diode) level. At the 
second (MESFET) level, fan-1n 1S restricted to 2 or 3 in a manner s1milar to 
BFL. 
(3) Mov1ng the diodes from a h1gh-current to a low-current path results 
1n substant1al sav1ng 1n power dissipat10n. 
A o-t>l----. 
ro-C+--+ 
Do-~H 
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A 
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o 
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F1gure 111-31. Compar1son of 1-, 2- and 3-level SDFL gate conf1gurat1ons. 
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All FETs are deplet1on-mode, typ1cally -1.5 < VD < -0.5 V; 
unshaded d10des are very small high-speed-sw1tch1ng Schottky 
d10des; shaded diodes are larger-area, higher-capacitance 
voltage-sh1ft1ng d10des [76]. © 1982 IEEE. 
(4) The use of small l-~m x 2-~m d10des 1nstead of MESFETs results 1n a 
saving 1n C1rcu1t area, lead1ng to higher packing dens1ty. Use of two-terminal 
d10des 1nstead of the three-term1nal MESFETs reduces the number of vias (or 
overcross1ngs). 
(5) As for the BFL configurat1on, a positive (VDD) and negat1ve (-VSS ) 
power supply are required. 
As 1ndicated earlier, the SDFL approach yields the highest complex1ty yet 
achieved with GaAs ICs [130]. This 1S an 8x8 mult1p11er with 1008 SDFL gates 
comprising 6048 act1ve devices [130]. The SDFL conf1gurat1on may be more 
suited to LSI and VLSI levels of 1ntegrat1on than the BFL architecture. It has 
been stated that BFL circu1ts are at least 20% faster under s1m1lar condit10ns 
of power consumpt10n and load1ng [130]. Wh1le th1s statement appears reasonable, 
it must not be taken as def1nitive. 
The advantages of SDFL accrue at the expense of increased fabrication 
complexity. The increased fabrication complexity, however, results in a planar 
"si11con"-like process. The key features are (a) that mult1ple local1Zed ion 
implantation (selective implantation) 1S used to define the MESFET channel, 
diode active layer, and MESFET and diode ohmic contact regions; these 1mplant-
ations are carried out through dielectric (S13N4) or photoresist masks [130]; 
(b) that the sW1tch1ng d10des are very small, usually 1 ~m x 2 ~m in size. 
Th1s has necess1tated improvement 1n 11ft-off technology such as the develop-
ment of d1electr1c ass1sted 11ft-off, or mult1level lift-off processes [130]. 
The SDFL gate schemat1c cross section 1S shown in figure 111-32. Fabrication 
processes used are reviewed 1n many papers [130,131] and w1ll not be d1scussed. 
Figure 111-32. Cutaway V1ew of a planar GaAs IC show1ng a dual-gate 
FET, a diode, and 1nterconnects [76]. © 1982 IEEE. 
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c. Enhancement-Mode FET LOg1C 
Enhancement-mode MESFETs (e-MESFETs) offer the follow1ng advantages: 
(1) The devices are normally-off, and gates can be coupled d1rectly 
w1thout any level sh1ft1ng, lead1ng to s1mpler C1rcu1ts. 
(2) C1rcu1ts requ1re only one power supply in contrast to the two requ1red 
for d-MESFETs; th1s, aga1n, leads to lower C1rcu1t complexity. 
(3) The power consumption 1n e-MESFET 10g1c c1rcuits is lower than for 
d-MESFETs; 1.e., the former operate 1n the low-power reg10n of the power·speed 
spectrum. 
These advantages must be traded off aga1nst the following: 
(a) The perm1ss1ble voltage sW1ng 1S low since Schottky-barrier gates on 
GaAs cannot be b1ased above about 0.7 V w1thout draw1ng s1gnif1cant current. 
Th1s 1n 1tself 1S not a s1gn1ficant d1sadvantage S1nce a 0.5-V 1nternal log1c 
swing 1S des1rable 1n ultra low power Ies. Th1s 1mp11es, however, that an 
extremely t1ght control must be ma1nta1ned on the dop1ng and thickness of the 
relat1vely th1n (~0.1 ~m) act1ve layer to keep 1t depleted under zero app11ed 
gate b1as and st1ll obta1n good transconductance 1n the ON state. For reason-
able n01se marg1ns and dynam1c performance, the MESFET p1nchoff voltages must 
have standard dev1at10ns better than about 25 mV - a very stringent tech-
nolog1cal constra1nt requir1ng excellent control over SI GaAs substrate qua11ty, 
ion 1mplantat10n, and annea11ng. 
Cb) The s1tuat10n can be allev1ated somewhat by uS1ng a p+n junction gate 
(e-JFET) [132] S1nce GaAs p+n junctions have bU1lt-in voltages of about 1-1.2 V. 
+ The p n Junct10n gate can be ach1eved by an added 10n 1mplantat10n step [132]. 
Th1s technology 1S st1ll under development. 
(c) The use of a heterojunct10n gate (e.g., p-type GaO. 5Al O. 5As) can 
1ncrease the barr1er potent1al to 1.4 V [133]. Th1s requ1res heteroep1taxy and 
more complex fabr1cat10n. 
Cd) The e-FET 10g1c c1rcuits are more sensit1ve to fan-1n (FI) and 
fan-out (FO) , and a sign1ficant 1ncrease 1n propagat10n delay must be expected 
for reasonably complex 10g1c C1rcu1ts (1.e., complex compared to s1mple ring 
osc1llators). 
In 1977, FUjitsu reported propagat10n delays of 280 ps with 265 ~W/gate on 
r1ng osc1llators w1th 1.2-~m e-MESFETs [134]. Thomson CSF obta1ned 650 ps with 
20 ~W/gate [135], and NTT and Hughes have reported 77 ps w1th 0.98 mW/gate 
[136], and 72 ps w1th 0.89 mW/gate [137], respect1vely. 
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F~gure III-33 a shows the Directly Coupled FET Log~c (DCFL) gate. The 
normally-off FET starts conduct~ng for positive gate voltages. LOg1C "0" 
corresponds to near 0 V, and logic "I" is a posit~ve voltage that ~s capable of 
turn~ng on the following normally-off FET. The value of log~c 1 is l~mited by 
the onset of gate forward conduct~on. F~gure III-33(b) shows a normally-off 
FET with a deplet~on FET load. This well-known configurat~on will sharpen the 
transfer characteristic and ~mprove the speed and power/delay product by about 
a factor of 2. The depletion-mode active load will, however, require a differ-
ent carr~er profile. This impl~es the use of a technology such as local~zed 
mult~ple implantation. 
C 
+Voo 
A 
F=A+B+C 
IF-A· ii.c) 
(a) Resistor load. 
+Voo 
DEPLETION LOAD 
"---+---.0 OUT 
IN 
(b) Deplet~on load. 
F~gure III-33. Enhancement-mode MESFET or JFET-DCFL c~rcu~t. 
From a static point of v~ew, the fan-out capab~l~ty of the d~rectly 
coupled FET log~c is excellent, since it ~s determ~ned by the very low gate-
leakage currents. However, from a dynam~c point of v~ew, the switching speeds 
are reduced by the gate capac~tance loadings by a factor of approx~mately I/N 
where N is the number of loading gates, as in silicon MOS. In general, the 
current through the resistor, RL, or act~ve load is kept fa~rly low ~n DCFL so 
as to reduce stat~c power and ~mprove noise marg~n by reducing the "on"-voltage 
drop of the FET (output "low" voltage). Consequently, the output rise time 
under heavy fan-out load~ng conditions is poor. 
Implementat~on of a MOSFET or MISFET technology in GaAs would eliminate 
the log~c sw~ng l~m~tat~on completely, but atta~n~ng such dev~ces has proven 
d~fficult. Some s~mple ring osc~llators have been fabricated with a directly 
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coupled FET logic 1mplemented w1th bur1ed-channel GaAs MOSFETs w1th res1stor 
loads. However, stable oxides have not yet been ach1eved 1n such c1rcu1ts, 
and gate thresholds may sh1ft accord1ng to the prlor 1nput-slgnal hlstory. 
This 1nstab1l1ty does not prevent the demonstratlon of r1ng osc1llators and 
other slmple circuits 1n whlch the 1nput wave form has a prec1sely symmetr1cal 
(50% duty cycle) nature, but severely degrades performance of general d1g1tal 
C1rcu1ts. There 1S also a fundamental l1mitat10n that has prevented progress 
in GaAs MOS/MIS technology. Th1s I1m1tation 1S that the Fermi level 1n GaAs 
appears to be p1nned at near m1dgap, m1nim1zing the variat10n 1n surface 
potent1al that can be ach1eved by an 1nsulat1ng gate [138]. Thus 1nverS10n 
mode, normally-off GaAs MOS/MIS devices have not been fabr1cated. We w1ll 
d1scuss InP and GaO.47InO.50As MISFETs 1n Section III.E (Exploratory 
Development). 
d. Quasi-Normally-Off or Low-Pinchoff FET Log1c (LPFL) 
The concept of quas1-normally-off MESFET 10glC described by researchers 
from Thomson CSF [139] der1ves from pract1cal cons1derat10ns. The objective 1S 
to ach1eve s1ngle-power supply operat10n wh1le relaxing the stringent restr1c-
tions on p1nchoff voltage uniform1ty requ1red by e-MESFET 10g1c C1rcu1ts. 
F1gure 111-34 shows the C1rcu1t d1agram of an LPFL C1rcu1t [139]. The 
sW1tch trans1stor T1 1S not qU1te normally-off, as shown 1n the 1nset. The 
analys1s presented in reference 139 shows that a var1ation 1n Vp of T1 that 
can be tolerated lS tW1ce that for e-MESFET circu1ts. Furthermore, 1t shows 
that h1gher logic sW1ngs (of about 0.8 V compared to about 0.6 V) can be 
achieved than for DCFL. The advantages cla1med for LPFL are: 
(1) High potent1al fabr1cation Y1eld due to a relat1vely large tolerance 
to mater1al and/or fabricat10n nonuniform1t1es. 
(2) S1ngle power supply (~3 V) operat10n lead1ng to pack1ng dens1ties of 
2 
about 400 gates/mm . 
(3) Attract1ve speed-power tradeoff w1th propagat10n delays 1n the 100-
to 200-ps range and a power-delay product of 50-200 fJ. 
2. Performance 
We wlll summarlze the speed-power performance of the various GaAs MESFET 
10g1c technolog1es. The performance data presented are under laboratory con-
d1t10ns and use fabr1cat10n technolog1es rang1ng from single act1ve layer to 
mult1plY-1mplanted wafers, from convent10nal contact photo11thography to 
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F1gure 111-34. Quas1-normally-off (LPEL) inverter [139]. 
© 1980 IEEE. 
direct-wr1te-e-beam 11thography. The goal is to prov1de a broad perspect1ve, 
and better data may be found in current literature. 
Figure 111-35 shows a gate propagation delay vs power d1ss1pat10n chart of 
var10US GaAs and S1 log1c technolog1es [140]. Th1s chart is based on ring-
osc111ator data. While a r1ng osc111ator 1S a very conven1ent c1rcuit for 
evaluating a lOglC technology, the data should be 1nterpreted w1th caution. 
R1ng oscillator data may be opt1m1st1c because of unrealist1cally low load1ng 
capacitances or operation in quasi-Class A cond1tions - 1.e., at voltages below 
that required to provlde suff1cient nOlse marg1n in pract1cal dlgital circuits. 
Another example of m1slead1ng r1ng osc1llator data 1S that excellent results 
were obta1ned on ROs fabr1cated w1th GaAs MOSFETs [141]. Wh1le ROs w1th 
symmetr1cal waveform operat1on (50% duty) can be realized, the drift 1n oxide-
gate character1stics does not allow this dev1ce to operate 1n digital comb1na-
torial circu1ts. F1gure 111-35 also 1ncludes data on h1gh-speed S1 NMOS 
devices. Table 111-20 lists the best (Feb. 1982) data published in the 
l1terature. 
The S1 NMOS data l1sted 1n table 111-20 are lmpreSS1ve (e.g., a 65-ps propa-
gatl0n delay for a 0.25-~m gate-length device). This small gate length, how-
ever, requ1res very complex technology such as x-ray and/or e-beam lithography. 
101 
.. 
~ 
w 
o 
z 
o 
t (.!) 
~ 
o 
0:: 
a. 
SI 
MESFET 
NORMALLY-OFF 
I ns , ---===:::::::::::::=--
" ' ,t.. GoAs , 
, E-MESFET ~ , 
,NORMALLY-- , , 
,OFF ~ ~~_ 
" ... -, PLANAR GoAs' CMOS/SOSO " 
D-MESFET ~ , 
, NORMALLY-,!IE , 
'<,......... IS. ON(~, , 
, .......... " IS. 0 * o~_=.J 
, ." , A [J , 
, PROJECTE1r. ~_NMOS , Go As 
,PLANAR Go As , " o[JTED , , 
"OfJ "OOfJ , IpJ 
lOOps 
20ps~------~--~------~~--~------~--~------~~--J 
IOOp.W IOOp.W ImW IOmW IOOmW 
POWER DISSIPATION PER GATE, P 
Figure 111-35. Propagat10n delay-d1ss1pation chart for modern-logic 
technologies (~1981). 
For comparable geometries, the GaAs dev1ces have superior performance. The 
excellent performance of 0.25 ~m NMOS Si dev1ces lllustrates why 1t is very 
d1fficult to make pred1ctions about the commercial v1abil1ty of GaAs ICs for 
d1gital logic. Sl ICs are leveraged strongly by the 1nvestment 1n the Sl 
technology base and the vast market for low-speed ICs. It can be argued, 
however, that advances 1n submicrometer lithography can also be appl1ed to GaAs 
technology and that GaAs dev1ces w1ll always be faster than the1r counterparts. 
Table 111-20 also shows data for a heterojunction FET (HEMT) at low 
temperature (77 K). Note that logic speeds approach those for Josephson 
junction (JJ) dev1ces, but operate at 77 K. Refr1gerat10n requ1red is thus 
less complex than that requ1red for JJ dev1ces. HEMTs are d1scussed 1n greater 
detail 1n Sect10n III.E. 
Table 111-21 shows some publ1shed data on fl1p-flops that have been demon-
strated with var10US GaAs IC approaches. Note that the maximum toggle frequency 
of the fl1p-flop depends on the spec1f1c C1rcu1t arch1tecture chosen. The equi-
valent propagat10n delay computed from fl1p-flop performance 1S also shown. 
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GaAs IC 
Configuration 
1. GaAs BFL 
[123] 
2. GaAs BFL 
[112] 
3. GaAs SDFL 
[124 ] 
4. GaAs DCFL 
[136] 
(e-MESFETs) 
5. GaAs LPFL 
[139] 
(Quasi-
Normally-Off) 
6. GaAs/GaAlAs 
HEMT [143] 
7. Si NMOS [143] 
a. 
b. 
8. Si NMOS [143] 
Gate Length Gate Width 
(gm) (j.lm) 
1 ? 
0.5 10 
1.0 5 
0.6 20 
0.6 20 
1.0 35 
1.7 ? 
1.0 ? 
1.0 ? 
0.25 ? 
TABLE 111-20. RING OSCILLATORS 
Power Propagation Speed-Power 
Dissipation Delay Produce 
(mW) (ps) (£J) Fan-In Fan-Out Comments 
10 50 0.5 1 1 
5.6 83 0.46 1 1 
0.17 156 0.03 2 2 
0.62 87 0.05 2 1 
1.9 30 0.06 1 1 
0.05 78 0.004 1 1 
1.2 100 0.12 1 1 
17 1 1 77 K operation 
0.65 230 0.15 1 :} Note effect of increasing fan-in 0.2 1O00 0.2 3 and fan-out 
1.7 30 0.05 1 1 
TABLE 111-21. GaAs FET FREQUENCY DIVIDERS 
Theoretical Measured Toggle Equivalent Power PDLD GaAs IC Circuit Toggle Frequency Delay Dissipation/ (pJ) Technology Approach Frequency (GHz) (ps) Gate (mW) 
1. GaAs NAND/NOR 1/2 -r' 6.5 78 10 0.78 
'D BFL 1 11m 2, com-
[123] p1ementary 
clock. 
2. GaAs D-flip-flop 1/5 LD 3 67 40 2.7 
BFL 0.7 11m 2 
[130] 
3. GaAs D-flip-flop 1/5 LD 1.9 105 2.5 0.26 
SDFL 1 11m ... 2 
[130] 
4. GaAs D-flip-flop 1/4 LD 3.8 66 1.2 0.08 
DCFL 0.6 11m 8 
[136] 
These propagation delays are in reasonable agreement with those computed from 
RO data. 
3. Projections 
The summary of our discussion (below), and an attempt to project develop-
ments in the state of the art, are confined to conventional GaAs digital IC 
technology. It is clear that GaAs offers major performance advantages over Si 
for multigigabit-rate digital ICs. The high mobility and electron velocity in 
short-channel (~1 ~m) GaAs MESFETs result in much higher transconductance (or 
drain currents) than may be obtained for Si n-channel FETs at equivalent gate 
biases. This improved performance, along with the availability of the SI GaAs 
substrate, makes possible higher switching speeds and lower power-delay products 
than for Si devices. Experimental data on simple ring oscillators and more 
complex sequential logic circuits confirm this contention. Circuits with LSI 
complexity have been demonstrated with GaAs in a laboratory environment. 
Functional yields as high as 30% at 500 gate complexity have been reported. 
Until recently, the technology of GaAs was fairly primitive, especially 
when compared to Si technology. This situation is changing rapidly with the 
development of mUltiple localized implantation technology, various modern 
epitaxial techniques such as MBE and MOCVD, and the increased availability of 
SI GaAs substrates suitable for direct implantation. The development of 
mUltiple localized implantation, in particular, has had a dramatic impact on 
the realization of planar "Si-like" ICs of LSI complexity in GaAs. Figure 
111-36 illustrates the evolution of GaAs Ie technology [76J. 
We can envision the following scenario: 
(1) GaAs MS1 circuits fabricated by use of conventional contact and/or 
projection optical lithography with l-~m features will become available for 
front-end high-speed digital systems. This category includes programmable 
dividers (prescalers), multiplexer-demultiplexers, PRN generators, etc. The 
three-chip set described by Hewlett-Packard falls in this area and will extend 
the range of instrumentation of these devices. The use of multiplexers/ 
demultiplexers in conjunction with high-speed Si logic circuits can lead to 
data busses operating at multigigabit rates. 
(2) GaAs e-MESFET-based memory circuits using l-~m feature size are under 
development in Japan. These will be suitable for high-speed cache memory 
applications. 
105 
Au BASED SECDND-
L£'JEL INTERCONNECT 
"=N-ep; 
S. 1. GaAs 
N-IMPLANT 
MESA 
AuGe 
Figure 111-36. Schematics showing the evolution of GaAs technology 
from the simple mesa-epitaxial D-MESFET to the 
present sophisticated planar multiply-implanted GaAs 
Ie [76]. © 1982 IEEE. 
(3) Speed-power optimized GaAs LSI circuits like the 8x8 multiplexer 
developed by Rockwell International will extend the range of fast-Fourier 
transformer (FET) processors and digital filters (formation of sum of pro-
ducts). 
(4) The improvement in modern lithography (x ray, direct e-beam) that is 
being leveraged by Si technology will be applied to GaAs Ies. GaAs Ies with 
submicrometer gates with propagation delays in the 10- to 20-ps range will be 
developed by the mid-to-late 1980s. 
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The major applications foreseen for GaAs digital ICs are in front-end 
critical applications, real-time signal processing for military systems, and 
special high-speed circuits for space communications. 
D. MICROWAVE INTEGRATED CIRCUITS 
This section briefly discusses monolithic (MMIC) and hybrid microwave 
integrated circuits (JIMIC) using GaAs. MMIC design considerations are reviewed 
by Pucel [144], and Belohoubek has reviewed trends in both MMICs and HMICs for 
EWapplications [145]. It is emphasized at the very outset that we view these 
two approaches as complementary technologies. 
The term monolithic implies that all active and passive elements including 
interconnections are formed into the bulk or defined on the surface of an 
insulating (or semi-insulating) substrate. The potential advantages of the 
MMIC approach are: 
(1) Low cost: This advantage can be realized if a large number of 
identical circuits is required. The potential low cost is due to the use of 
batch fabrication processes (as in the case of digital circuits) and the mini-
mization of wire bonds within the chip. Wire bonding is a labor-intensive 
operation, and the wire-bond inductance can vary from circuit to circuit, lead-
ing to unacceptable variations in performance. 
(2) Improved performance: The elimination of wire bonds, and embedding 
all active and passive components within a printed circuit format, minimize 
parasitic elements (reactances) that limit performance. This is particularly 
true in broadband applications and in applications (e.g., at 20 GHz and higher) 
where one cannot tolerate any loss in device intrinsic performance. 
(3) Improved reproducibility: This is a well-known consequence of the 
use of lithography to define devices and circuits. Material uniformity and 
other technological constraints must, however, be borne in mind. 
(4) Small size and weight. 
(5) Circuit design flexibility. 
These potential advantages have to be balanced against the following 
disadvantages or problems: 
(1) Low active-device/passive-component area ratio: In general in MMICs, 
only a small fraction of the chip is occupied by active devices. This is 
particularly true at the lower (10 GHz) microwave frequencies. In addition to 
poor usage of wafer real estate, the high processing cost and lower yield of 
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active device fabrication apply to the larger area occupied by passive cir-
cuitry [144]. This disadvantage is absent in the hybrid approach, in which the 
active- and passive-component technologies are separate and independent of each 
other. 
(2) Circuit readjustment (tweaking) and trouble-shooting difficulty: The 
small chip size and complete on-chip interconnection make circuit fine-tuning 
and trouble-shooting difficult. This is an example of a feature that can be 
either an advantage or disadvantage depending qn the circumstances. If the 
design is good and yields are high, this feature results in a cost-effective 
circuit. The development of CAD techniques will allow the design and extensive 
simulation of the circuit prior to fabrication. Parameter sensitivity analyses 
must be carried out to determine an optimal tradeoff between performance, 
sensitivity to material parameter variations, and sensitivity to fabrication 
tolerances. The development of microwave probes that allow on-wafer component 
testing will aid in trouble-shooting [146]. 
(3) Crosstalk: Unwanted rf coupling between adjacent lines on a circuit 
can occur if they are in close proximity [144]. This crosstalk can cause 
positive feedback in high-gain chains and lead to oscillations. A line spacing 
(8) greater than three times the substrate thickness (H) is recommended as a 
rule of thumb [144]. This factor increases chip area by decreasing packing 
density. 
(4) Medium power circuits: MMICs are more suited to low-power level 
rather than medium-power (>1 W) applications. The thermal and electrical 
design considerations are, in general, not compatible. To efficiently remove 
heat by proper heat-sinking, it is necessary to use relatively thin «100 ~m) 
substrates to decrease thermal resistance. Use of thin substrates increases 
circuit losses and degrades circuit Q and performance. Good heat-sinking also 
requires that the bottom of the substrate be metallized and bonded to a metal 
with good thermal conductivity. This metal is generally at ground potential 
and introduces parasitic capacitances to ground. The presence of metal (ground 
plane) also influences the design of circuit elements such as inductors. One 
design strategy is to thin the substrate only under the heat-generating active 
device and filling that with metal (via-hole heat-sinking) [144]. While this 
approach may result in satisfactory performance, the differences in thermal 
expansion between the metal and substrate may lead to reliability problems. 
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In summary, the best candidates for monolithic applications are low-power 
circuits that have a very large volume potential and operate at frequencies of 
X-band or higher. Table 111-22 summarizes the potential of MMICs. Note that 
in many critical applications, monolithic functional blocks used in hybrid 
circuits may result in improved performance. Examples are monolithic multi-
stage amplifier "gain" modules, GaAs MESFETs with partial impedance matching, 
and mixer-LO blocks. 
Table 111-22. MONOLITHIC MICROWAVE INTEGRATED CIRCUITS (MMICs) 
Potential Advantages 
1. Low Cost: when a very large number of identical circuits is 
required 
2. Improved Performance: elimination of wire-bond parasitics 
improves performance, particularly bandwidth 
3. Small Size: particularly at high microwave frequencies (>10 GHz) 
4. Improved Reproducibility and Reliability 
Potential Disadvantages 
1. Low Active-DevicejPassive-Component Area Ratio 
2. Circuit Adjustment and Trouble-Shooting Difficult 
3. Crosstalk Problems Limit Packing Density 
4. Problems with Integration of Medium-Power (>1 W) Devices 
Potential Applications 
1. Low-Power «1 W), Very Large Volume Applications at X-Band and 
Higher Frequencies 
Driving Force - Potential Low Cost 
2. Functional Blocks in Critical Applications 
Driving Force - Improved Performance 
1. Hybrid Microwave Integrated Circuits 
The term hybrid microwave integrated circuit refers to a single-substrate 
circuit "board" with passive components to which one or more active device 
chips are attached. We will restrict our attention to passive components and 
interconnects defined mostly by thin-film technology on suitable microwave 
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substrates like alumina, sapphire, quartz, or BeO. Because of its high thermal 
conductivity, BeO is the preferred medium for power circuits. The microwave 
passive components may be in either lumped or distributed from, or a combina-
tion of the two. The active and even some passive components may be soldered, 
epoxy-bonded, or diffusion bonded. Interconnects to these attached active (and 
passive) components may be made by wire or ribbon bonding. 
Note that if the attached components are in a suitable format such as 
beam-lead or solder bumped, a wire~bondless reflow-soldered attachment can be 
made. 
These are characteristic features of HMICs: 
(1) Active devices and passive circuits can be independently pretested 
before being committed to the circuit. This is particularly advantageous if 
the active devices are expensive or in short supply. 
(2) In contrast to M}lICs, active devices can be procured from various 
sources. Use of MMICs implies in-house capability. 
(3) HMICs are more suited to medium- and higher-power applications than 
are MMICs, since insulating substrates with high thermal conductivity (e.g., 
BeO) can be used. It is also a common practice to attach active devices 
directly to a metal heat sink (usually the circuit frame) by suitable parti-
tioning of the dielectric substrate. HMICs are the preferred choice in applic-
ations where a moderately large number of modules are required, in cases where 
high heat dissipation makes the use of GaAs as a substrate material marginal, 
and especially, although not exclusively, in applications with frequency 
coverage below X-band. Since, in hybrids, different materials and processing 
steps can be used for the circuits and the devices, each type can be optimized 
with regard to its specific requirements. The circuit substrates can be lower 
in cost and have better heat-dissipation properties and lower loss properties 
than the substrates used for device fabrication. 
To achieve very small size, light weight, high reliability, and low cost, 
the ideal hybrid may take the following form: a single substrate (alumina, 
quartz, or BeO, as the application demands) carries all circuit components -
lumped inductors, capacitors, resistors, etc. - in integrated form. Due to the 
use of lumped elements wherever possible, the substrate will be very small in 
size; it thus becomes suited for low-cost batch processing. 
Active devices are flip-chip(solder bumped)-mounted to this substrate to 
form the complete operating module. GaAs FETs have the advantage, not found in 
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Si bipolars, of all contact points being accessible on the top surface. These 
contacts when equipped with plated bumps have the triple function of providing 
the mechanical support, the electrical connections, and the heat sink. Flip-
chip bump mounting eliminates the commonly used wire bonds and thus reduces 
parasitics and the manual-labor content. The circuit substrates can have 
either wrap-around grounds or be equipped with via holes or special metal 
septa to provide the necessary isolation between stages and the low-inductance 
ground returns for the devices. 
RCA is developing a new miniature hybrid technology called Miniature 
Beryllia Circuit (MBC) that combines the advantages of very small size, light 
weight, and the batch fabrication process of the monolithic approach with the 
flexibility of the hybrid approach (that permits the use of separately attached 
active devices) [147]. The MBC configuration uses a combination of distributed 
and lumped circuit elements defined on BeO to provide circuit substrates that 
combine high Q with excellent heat-dissipation properties. The BeO substrates -
which are rough even when polished - are selectively glazed to provide smooth 
surfaces for the definition of high-quality factor lumped-element components 
including inductors, thin-film capacitors, and bridged interconnections. The 
active devices, GaAs power FETs in pellet form, are flip-chip mounted on un-
glazed sections of the BeO surface. A low-parasitic ground connection for the 
FET source contacts is provided by a metal septum that is fabricated as an 
integral part of the BeO substrate. 
The major advantages of this technology are small-size, lightweight 
properties of the circuits combined with excellent heat dissipation and low 
loss. Wire bonds are completely eliminated. The use of batch fabrication 
processes for the circuits preserves many of the advantages of monolithic 
circuits, while maintaining flexibility and avoiding the need for employing 
expensive GaAs substrates for the passive circuits; this is all the more 
significant as passive circuits often are one to two orders of magnitude larger 
than the active devices. Since circuits and devices are fabricated on separate 
substrates, they can he better optimized for their intended functions. This is 
especially desirable for power applications, in which properties such as ease 
of mounting, good heat dissipation, and low circuit losses are of importance. 
Figure 111-37 shows the schematic of a 2-stage amplifier fabricated by 
means of this approach; figure 111-38 is the photograph of a hatch-fabricated 
chip; and figure 111-39 shows some detail of the amplifier. 
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Figure 111-37. Two-stage amplifier module. 
Examples of modern HMICs are given by Belohoubek in his review paper 
[145] . 
2. Monolithic Microwave Integrated Circuits 
The concept of MMICs goes back to 1964 and a government-funded program 
based on Si technology to develop an airborne transmit-receive module for a 
phased-array system. The results were not very impressive because of the 
inability of semi-insulating Si to maintain its resistivity through the many 
high-temperature diffusion processes involved. The development of the GaAs FET 
and the many improvements in GaAs materials and device technology have revital-
ized the subject. An excellent review of MMICs with many examples and detailed 
design considerations has been presented by Pucel [144]. 
The features of GaAs FETs and GaAs planar technology that make it attrac-
tive for MMICs have been mentioned throughout Section III.D. These features are 
summarized below. 
(1) The superior frequency response, noise figure, linearity, and versa-
tility of the planar GaAs FETs. 
112 
Figure 111-38. Photograph of batch-fabricated chip containing two-
stage amplifiers (see fig. 111-37). 
(2) The excellent dielectric properties of 81 GaAs as a host for micro-
wave transmission lines. 
(3) Improvement in GaAs material technology, in particular, the avail-
ability of 2- to 3-in.-diam LEC-grown 81 GaAs substrates suitable for direct 
ion implantation. 
(4) Fabrication technology being developed for digital GaAs lCs is 
applicable to MMICs. 
We will not discuss the design considerations and examples any further, 
since this material is available in the literature. Figure 111-40 is an 
example of an MMIC phasp shifter fabricated at RCA [148]. 
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Figure 111-39. Details of amplifier fabricated on beryllia 
substrate, shown in figure 111-38. 
E. EXPLORATORY DEVELOPMENT 
This section describes the exploratory development efforts on 111-V 
compound devices that have potential for impacting microwave and multigigabit-
rate logic technology in the 1990 time frame. This exploratory development 
effort may be broadly classified under the following three categories: 
(1) The search for materials with semiconducting properties superior to 
those of GaAs. The semiconductor properties of interest are high electron 
mobility, high peak electron velocity, and capability of growth on a suitable 
insulating substrate. GaO.47InO.S3As lattice-matched to semi-insulating lnP 
currently appears to be the most promising candidate. 
(2) The exploitation of heterojunction structures, principally GaAs/GaAlAs 
structures. Examples are the development of heterojunction bipolar transistors 
(HBT) in which the wider-bandgap material serves as the emitter, and the use of 
single-period modulation-doped superlattices for FET fabrication (HEMT or 
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Figure 111-40. Monolithic M1C phase shifter [148]. 
TEGFET). The potential of heterojunction bipolar structures has been elegantly 
treated by Kroemer [149]. 
(3) The exploitation of quasi-ballistic effects in submicrometer device 
structures. This includes, among others, conventional FETs with submicrometer 
gates, vertical FET geometries (permeable base transistor or PBT) , and planar-
doped barrier devices. These categories are briefly discussed below. 
1. GaO.47InO.53As Devices 
Theoretical calculations indicate that the Ga In1 As PI alloy system, x -x y -y 
especially for compositions lattice-matched to InP (y = 2.2 x), may have po-
tential for higher low-field mobility and peak drift velocity than has GaAs 
[134]. Experimental investigations show, however, that the electron mobility 
in this quaternary alloy system exceeds that in GaAs only near the ternary 
(GaO.471nO.53As) limit [150]. 
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The potential advantages of the GaO.471nO.53As/1nP (referred to for 
simplicity as Ga1nAs/1nP) alloy for high microwave frequency FETs are as 
follows: 
(1) High low-field electron mobility. At a doping level of 1017 cm- 3 , 
2 -1 -1 the electron mobility in Ga1nAs can approach 8000 cm V s , compared to about 
2 -1 -1 4500 cm V s for typical GaAs layers [35,36]. This high mobility results 
in lower parasitic resistances and hence improved performance particularly for 
FETs operating at frequencies of 20 GHz and above. 
7 -1 (2) The peak electron drift velocity in Ga1nAs is 2.8xl0 cm s compared 
to 2xl0 7 cm s-1 in GaAs [35]. Thus, for gate length limits set by technological 
constraints, Ga1nAs FETs have potential for superior frequency response. 
(3) Calculations of the frequency response of submicrometer-gate-length 
FETs, including transient transport effects, show that to a first order, the 
transit. time of electrons under the gate is inversely proportional to floLl£rL 
where flo is the low field mobility and Ll£rL is the intervalley energy separa-
2 -1 2 -1 
tion [151]. For Ga1nAs, floLl£rL is 4760 cm s compared to 1520 cm s for 
GaAs, again indicating the potential of Ga1nAs for higher-frequency operation 
[151]. This figure of merit can be understood as follows: The low field 
mobility is the measure of velocity imparted to the carriers by the applied 
electric field. Ll£rL is the measure of threshold energy at which carriers are 
scattered to the lower mobility sub-band and velocity begins to saturate. Ll£rL 
is about 0.55 eV for Ga1nAs compared to 0.32 for GaAs [152]. This combination 
of high mobility, low electron effective mass, and large rL separation is 
unknown in any other semiconductor whose bandgap is large enough to allow use 
at room temperature [152]. Figure 111-41 shows the computed cut-off frequency 
of Ga1nAs transistors compared to that of comparable GaAs and Si devices [151]. 
These calculations include transient (velocity overshoot) effects. 
(4) As in the case of GaAs FETs, a semi-insulating substrate (Fe-doped 
1nP) is available. Such a substrate is essential for realizing transistors for 
high microwave frequencies. Furthermore, since the bandgap of 1nP (1.34 eV) is 
greater than that of the ternary layer (0.72-0.75 eV), the heterojunction 
interface may assist in confining the electrons to the active layer. This is 
analogous to the use of GaAlAs buffer layers for GaAs FETs. 
The potential disadvantage of Ga1nAs compared to GaAs for FET applications 
is that its bandgap is of the order of 0.72-0.75 eV. Typical metal-Ga1nAs 
Schottky-barrier heights are about 0.3 eV [153]. In order to circumvent 
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Figure 111-41. Computed performance of FETs, including velocity overshoot. 
problems due to this low Schottky-barrier height, various approaches including 
p+n junction gates [154], heterojunction gates [155], and MIS gates [36], are 
being investigated at many laboratories. 
Figure I11-42 shows the room temperature electron mobility, ~(300), of a 
number of samples (grown at RCA) plotted as a function of the free-electron 
density [150]. The line shows 'the typical electron mobility in GaAs for a 
compensation factor, (ND + NA)/(ND - NA), equal to 2. It is clear that this 
ternary layer has higher electron mobility than has GaAs of equivalent doping. 
Very encouraging results have been obtained at RCA on Ga1nAs MISFETs 
fabricated by the use of CVD Si02 as the gate oxide [36]. Field-effect mobili-
ties as high as 5200 cm2 V-I s-1 have been obtained on deep-depletion Ga1nAs 
MISFETs [36]. These devices have shown excellent depletion and enhancement 
characteristics, and M1SFETs of 1.5-~m gate length have given 4-dB gain at 
6 GHz with a power output of 100 mW and 30% power-added efficiency. 
Initial investigations of the Si02/ternary interface have shown interface 
state densities of about 2.5xl012 to 2xl010 cm-2 eV- 1 with time constants of 
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Figure 111-42. Electron mobility of GaO.47InO.53As at 300 K 
as a function of carrier concentration [150]. 
1-100 ~s. Effective mobilities of 5200 cm2 V-I s-1 have been measured, con-
siderably greater than those reported for InP [156] and GaInAsP [157] quater-
nary MISFETs. 
There are several potential advantages of this technology compared to that 
of GaAs MESFETs. Since the gate is a capacitor rather than a Schottky diode, 
the gate potential can swing equally positive as negative, as there is no 
forward conduction to limit the gate voltage. This enables devices to be 
operated at zero gate bias, simplifying the bias circuitry and leading to 
improved linearity. Also, if the improvement in mobility inherent in the 
material is realized, then devices with lower noise figures are possible [158]. 
From these results, it is evident that the Fermi level in this ternary 
layer is not pinned at midgap as in GaAs. Thus, inversion-mode enhancement 
devices are possible with this technology, making MIS-type logic a definite 
possibility. This would provide much simpler, lower-power gigabit-rate logic 
circuits than the circuits available to GaAs MESFET logic. In fact, several 
investigators [159,160] have already demonstrated that p-GaInAs can be inverted. 
RCA research has shown that inversion-mode mobilities as high as 600 cm2 V-I s-1 
can be realized [161]. The potential exists for obtaining inversion-mode 
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mobilities as high as 4000 cm2 V-I s-l The experience with Si MOS devices has 
shown that inversion-mode mobilities of 0.5-0.7 times the bulk mobilities are 
possible. Table 111-23 indicates the potential of GaInAs vis a vis GaAs and Si 
for logic applications. Table 111-24 summarizes the best results obtained to 
date with GaInAs microwave MISFETs [161]. Computer simulations also show that 
the minimum noise figure obtainable from GaInAs transistors may be 40-45% lower 
than that in equivalent GaAs devices [158]. 
Table 111-23. COMPARISON OF Si, GaAs, AND GaInAs FOR LOGIC APPLICATIONS 
Property 
Drift Mobility at 
107 cm- 3 (cm2 V-I s-l) 
Peak Velocity (cm s-l) 
Inversion-Mode MOS/MIS FETs 
MOS/MIS Effective Mobility 
(cm2 V-I s-l) 
Delay (ps) 
Speed/Power Product 
Noise Immunity 
Power Supply Tolerance 
Packing Density 
Si 
1000 
Yes 
800 
"'100 (MOS) 
200 fJ (MOS) 
High 
High 
High 
GaAs 
4500 
1. 7xl0 7 
No 
30 (d-MESFET) 
100 (e-MESFET) 
1 pJ (d-MESFET) 
5 fJ (e-MESFET) 
Low 
Low 
Low 
GaInAs/InP 
8000 
7 2.8xl0 
Yes 
Potential 
for >4000 
Potential 
for <50 
(MIS) 
Potential 
for <10 fJ 
(MIS) 
High 
High 
High 
Another potential impact of GaInAs MISFET technology is on integrated 
optics. GaInAsP lasers and LEDs span the 1- to 1.7-~m wavelength range where 
low loss fibers are available. The development of MISFETs will allow monolithic 
integration of optical and electronic functions. This subject is, however, 
beyond the scope of this study. 
As discussed in Section III.A (Materials Technology), GaInAs can be grown 
by VPE, LPE, MOCVD, and MBE. Ion implantation into this material has also been 
demonstrated. Fe-doped SI InP substrates (1- to 2-in. diam) of reasonable 
quality, grown by the LEC process, are also becoming available. This therefore 
promises to be an exciting area of development with many potential applications. 
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Figure 111-43. A schematic representation of the band structure of a 
modulation-doped GaAs/AlGaAs heterojunction. 
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Figure 111-44. A schematic cross section of modulation-doped 
heterostructures. 
The impact of the development of HEMT (or TEGFET) technology is not quite 
clear. The potential areas of application are as follows: 
(1) 300 K low-noise and power FETs for frequencies greater than 20 GHz. 
Even the moderate increase in 300 K mobility may provide the marginal increase 
in performance to make these devices viable. 
(2) 77 K low-noise FETs for use in receivers. The improved noise figure 
due to higher mobility may make these FETs very competitive to cooled paramps. 
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Figure 111-45. HEMT (or TEGFET) structure. 
(3) Multigigabit-rate logic applications at 300 and 77 K. At 77 K, the 
HEMT may seriously challenge Josephson junction technology. 
b. Heterojunction Bipolar Transistors (HBTs) 
An excellent review of HBTs and their impact on microwave and multi-
gigabit-rate logic technology has recently been presented by Kroemer [149]. As 
indicated earlier, the principle of wide-bandgap emitters is well known - only 
now the technology for exploiting this effect is at hand. The maximum current 
gain ~ of an HBT is given by the equation [149] 
max 
f3max = 
exp (M: jkT) g (8) 
where ND and NA are the emitter and base doping in an n-p-n transistor, vnb and 
v are the mean carrier velocities in the base and emitter region (including pe 
drift and diffusion), and M: represents the amount by which the emitter g 
bandgap exceeds the base bandgap. In a homojunction bipolar transistor (BJT) , 
M: is zero; the exponential factor thus represents the effect of the wide-g 
bandgap emitter. When M: is larger than kT, the exponential term can be g 
significant. For example, kT = 0.026 eV at room temperature, and a M: of 0.2 g 
eV thus represents an exponential factor of 3000. In a BJT the emitter doping 
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is about two orders of magnitude higher than the base doping to obtain good 
injection efficiency. In an HBT, this ratio can be inverted, allowing base 
doping of 1019 cm- 3 and yet maintaining a high~. This will result in a signi-
ficant lowering of base resistance Rb . The current cut-off frequency (fT) of a 
bipolar transistor is given by 
(9) 
where C is the collective capacitance. Decreasing the base resistance increases 
c 
the current cut-off frequency and improves frequency response. The various 
design tradeoffs in an HBT are discussed by Kroemer [149]. Kroemer also points 
out that to fully exploit the decreased base resistance, suitable device 
structures must be designed~ It js not enough to just replace the emitter with 
a wider-bandgap material. He indicates that a heterojunction base-collector 
interface may offer some significant advantages [149]. 
The potential advantages of the HBT compared to field-effect transistors 
are as follows: 
(1) The speed (frequency response) determining part of the current path 
is perpendicular to the semiconductor surface in a bipolar transistor. To the 
first order, speed is then determined by layer thickness (rather than litho-
graphy, as for an FET). Since vertical thicknesses can be made much smaller 
than horizontal lithography dimensions, HBTs have inherently higher speed 
potential. 
(2) The smaller critical current paths may make it easier to exploit 
ballistic effects. Furthermore, the emitter junction barrier represents a 
"ballistic ramp" allowing high-velocity carrier injection. 
(3) For multigigabit-rate logic applications, particularly for LSI and 
VLSI cir.cuits, threshold voltage uniformity and reproducibility is very crit-
ical. For HBTs (and BJTs) , the threshold voltage depends on base bandgap and, 
weakly (logarithmically), on base doping. On the other hand, in FETs the 
threshold voltage depends on the pinchoff voltage, which in turn is pro-
portional to Nd2 and is technologically much harder to control. 
The potential advantages of the HBT must be traded off against the some-
what simpler FET technology. 
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3. Quasi-Ballistic Devices 
With the improvement in semiconductor material, purity, and the develop-
ment of fabrication technologies that permit micrometer and submicrometer 
critical dimensions, hot electron effects are becoming more and more important 
in semiconductor devices. These new developments are hampered by a lack of 
understanding of the physics of nonequilibrium electron transport on a scale 
intermediate to the true atomic (~10 R) and the bulk solid-state «1 ~m) 
regimes. This is a subject of some controversy and debate, and the August 1981 
issue of the IEEEts Transactions on Electron Devices was wholly devoted to this 
topic [167]. 
Most of the questions that arise about transport in submicrometer devices 
are due to the extremely fast time scales involved. For example, electrons 
7 -1 -12 traveling at 10 cm s will traverse a O.l-~m channel in 10 s, a time scale 
of the order of the momentum, energy, and charge relaxation times. On such a 
time scale, electrons encountering a high-field region do not have adequate 
time to establish any type of equilibrium distribution and may "overshootH the 
peak velocity computed on the basis of conventional theory. This point was 
first made by Ruch in 1972 [92], and later the occurrence of velocity overshoot 
in GaAs was established experimentally [168]. 
There have been several publications [169,170] suggesting the possibility 
of purely ballistic or inertial (collisionless) transport in devices with sub-
micrometer features. This assertion has been the subject of some controversy 
[167] that exceeds the scope of this review. However, we will summarize some 
tentative conclusions that may impact the design and performance of high-speed 
devices, as follows: 
(1) The investigation of nonequilibrium effects shows that velocity 
overshoot over the tlpeaktt average drift velocity calculated by conventional 
theory does occur [168]. The speed of semiconductor devices can thus be 
increased by exploiting this phenomenon. In GaAs, overshoot effects probably 
begin at channel lengths just shorter than a micrometer. 
(2) Purely ballistic operation (nearly collisionfree transport) occurs in 
GaAs only for voltages in the 0.04-V regime [171]. Other semiconductors such 
as GaInAs or InAs may have more attractive properties insofar as purely bal-
listic devices are concerned. 
(3) Suitably tailored electric fields may enhance velocity overshoot 
effects. A o-function-like field at a source contact that rapidly accelerates 
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the carriers over a small distance and then injects them into a sustaining 
field of suitable magnitude is one strategy to obtain very high carrier veloc-
ity (planar doped barrier, PDB) [171]. 
(4) In devices with submicrometer critical dimensions, diffusion effects, 
particularly in proximity to contacts, will have a significant effect and must 
be factored into any analysis. 
(5) Quantum-mechanical effects will have to be included. Semiclassical 
approaches based on the Boltzmann transport equation may not be adequate [167]. 
a. Effect on Classical Planar FETs 
The simplest class of devices in which nonequilibrium transit phenomena 
(e.g., velocity overshoot) become important are FETs with micrometer or sub-
micrometer channel lengths. This was first pointed out by Ruch [92], whose 
one-dimensional analysis showed that overshoot effects become important for 
channel lengths of <1 ~m and 0.1 ~m for GaAs and Si devices, respectively. A 
recent comparison of FET performance by Cappy et al. [151] shows that in GaInAs 
and InAs overshoot effects may be more pronounced than in GaAs. Figure 111-46, 
taken from reference 152, illustrates this point. Table 111-25 shows the 
computations of Curtice for GaAs MESFETs as the gate length is decreased [173]. 
These calculations include both two-dimensional and velocity-overshoot effects 
obtained with a phenomenological model [174]. GaAs MESFETs with 0.7-~m gate 
length, fabricated at RCA, show fT in the 36- to 40-GHz regime, values in 
reasonable agreement with Curticefs calculations. 
b. Permeable-Base Transistor (or Vertical GaAs FETs) 
The previous section described the effect of velocity overshoot on con-
ventional planar FETs. The gate length in these structures is determined by 
lithographic constraints; <0.5-~m gate lengths will require deep-UV litho-
graphy, x-ray lithography, or direct-write electron-beam lithography. 
Researchers at MIT have proposed a structure called the permeable-base tran-
sistor (PBT) [175], wherein the critical gate length is determined by the metal 
thickness, which, in principle, can be controlled to 0.05 ~m or even lower. 
Practical limits such as metallization resistance rather than technological 
constraints will set the lower limit. Although this structure is fairly 
complex, its proponents predict that devices with fT exceeding 100 GHz are 
possible [175]. Notwithstanding the technological complexity, this structure 
is perhaps the most promising to fully exploit velocity overshoot. 
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Figure 111-46. Gain-bandwidth product vs gate length [151]. 
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Table 111-25. EFFECT OF GATE LENGTH ON GaAs MESFET CUT-OFF FREQUENCY [173] 
(Velocity Overshoot Included) 
N = 1.0x1017 -3 Vns 3.0 cm = 
d = 0.16 !Jm VGS = -1.25 V 
W = 200 !Jm (total) 
Gate I,ength (fJm) fT (GHz) F (GHz) max 
1.5 16.6 83.5 
1.0 23.8 106 
0.76 31.2 108 
0.5 42.1 132 
0.36 50.9 158 
0.36;\- 65.2 207 
= 0.14 fJm. 
127 
A three-dimensional drawing of the PBT showing a cutaway region is given 
in figure III-47. The unique feature is the thin tungsten grating, which 
consists of a parallel array of tungsten stripes connected together and embed-
ded in a single-crystal semiconductor. The tungsten grating separates the 
emitter layer from the collector layer and forms the base of the transistor. 
Because the tungsten is completely surrounded by the semiconductor and forms a 
Schottky barrier with it, the voltage on the metal can be used to control the 
current flowing between the stripes from the emitter layer into the collector 
layer. Proton bombardment can be used to transform the gallium arsenide into 
semi-insulating material, and for the device in figure 111-47, the proton-
damaged regions minimize parasitic capacitance and isolate neighboring devices. 
Figure III-47. 
TUNGSTEN GRATING 
O,32",m PERIOD 
EMITTER CONTACT 
Three-dimensional drawing of a GaAs PBT. A grating 
made from a 300-R-thick film of tungsten is embedded 
in the single crystal. The electrons flow from the 
emitter layer to the collector layer through the 
openings in the grating [175]. © 1980 IEEE. 
In initial devices reported, the grating consisted of 1600-R (0.16 ~m) 
stripes and spaces patterned in a 300-R(0.03 ~m)-thick tungsten layer. The 
carrier concentration in both the emitter and collector layers is approximately 
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3x10 16 cm- 3 , with thicknesses of 0.3 and 2.0 ~m, respectively. Although the 
PBT has so far been made only in gallium arsenide, one should also be able to 
fabricate the device in silicon. The results of the simulations for this 
device indicate that the switching time delay in an inverter gate with a fan-
out of one could be as low as 2 ps. Although an inverter gate has not yet been 
built, small signal time delays of 4.3 ps have been calculated from microwave 
network analyzer measurements of present devices. 
It should be noted that while submicrometer gate length can be controlled 
easily by metal thickness, submicrometer lithography is still required. 
Epitaxial overgrowth over metal is a complex technology that requires consider-
able development. Finally, for logic applications, good threshold-voltage 
uniformity in PBTs will be difficult to obtain since threshold voltage is 
highly geometry sensitive. At present, we believe that the PBT may be more 
suited for microwave rather than logic applications. The PBT is discussed in 
reference 175 for microwave and in reference 176 for logic applications. 
c. Planar-Doped Barrier Transistors 
Attempts to use an inhomogeneous field-distribution to rapidly accelerate 
electrons over very short distances and inject them through a thin base region 
are based on the planar-doped barrier transistor concept [172]. By this 
strategy one can, in principle, prevent significant cooling of the injected 
"hot" carriers. 
The planar-doped barrier (PDB) structure uses a plane of p-type dopant 
positioned within an undoped region that is bounded by two n+contacts, as shown 
in figure 111-48. The p doping is much higher than the n doping of the back-
ground-doped regions. The p region will, within certain constraints, be fully 
depleted and, at zero bias, narrow space-charge regions will be induced in the 
+ two n regions to satisfy the condition for charge neutrality. The proportions 
of this space charge in regions A and B will depend on the position of the p 
plane within the undoped region. Thus, the charge profile will be that indicated 
in figure 1II-48(c), and a solution of Poisson's equation will yield the field 
and energy band diagrams shown in figures 1II-48(d) and (e). Under positive 
bias (layer A positive), and when the plane is assumed to be much closer to A 
than to B, barrier $Bl will increase slightly and barrier $B2 will be reduced 
by an amount nearly equal to the bias voltage, giving rise to forward conduction 
by electrons being emitted from layer B over the barrier to the surface contact. 
With negative bias, $Bl is reduced only slightly and $B2 increases almost by the 
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strengths of high mobilities and semi-insulating substrates. It is a 
remarkable reversal of priorities indeed.!! 
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3x1016 cm- 3 , with thicknesses of 0.3 and 2.0 ~m, respectively. Although the 
PBT has so far been made only in gallium arsenide, one should also be able to 
fabricate the device in silicon. The results of the simulations for this 
device indicate that the switching time delay in an inverter gate with a fan-
out of one could be as low as 2 ps. Although an inverter gate has not yet been 
built, small signal time delays of 4.3 ps have been calculated from microwave 
network analyzer measurements of present devices. 
It should be noted that while submicrometer gate length can be controlled 
easily by metal thickness, submicrometer lithography is still required. 
Epitaxial overgrowth over metal is a complex technology that requires consider-
able development. Finally, for logic applications, good threshold-voltage 
uniformity in PBTs will be difficult to obtain since threshold voltage is 
highly geometry sensitive. At present, we believe that the PBT may be more 
suited for microwave rather than logic applications. The PBT is discussed in 
reference 175 for microwave and in reference 176 for logic applications. 
c. Planar-Doped Barrier Transistors 
Attempts to use an inhomogeneous field-distribution to rapidly accelerate 
electrons over very short distances and inject them through a thin base region 
are based on the planar-doped barrier transistor concept [172]. By this 
strategy one can, in principle, prevent significant cooling of the injected 
"hot" carriers. 
The planar-doped barrier (PDB) structure uses a plane of p-type dopant 
posi1:ioned within an undoped region that is bounded by two n+contacts, as shown 
in figure III-48. The p doping is much higher than the n doping of the back-
ground-doped regions. The p region will, within certain constraints, be fully 
depleted and, at zero bias, narrow space-charge regions will be induced in the 
two n+ regions to satisfy the condition for charge neutrality. The proportions 
of this space charge in regions A and B will depend on the position of the p 
plane within the undoped region. Thus, the charge profile will be that indicated 
in figure III-48(c), and a solution of Poisson's equation will yield the field 
and energy band diagrams shown in figures 1II-48(d) and (e). Under positive 
bias (layer A positive), and when the plane is assumed to be much closer to A 
than to B, barrier $Bl will increase slightly and barrier $B2 will be reduced 
by an amount nearly equal to the bias voltage, giving rise to forward conduction 
by electrons being emitted from layer B over the barrier to the surface contact. 
With negative bias, $B1 is reduced only slightly and $B2 increases almost by the 
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Figure 111-48. Planar-doped barrier device [177]. Courtesy lEE 
Professional Publications. 
amount of the applied voltage. Reverse current flow will therefore occur at a 
much higher voltage, this time by the emission of electrons from layer A over 
the barrier into the substrate. The I-V characteristic can therefore be made 
symmetrical, forward with positive or with negative bias, by varying the 
position of the p plane within the undoped region. 
The proposed transistor consists of two PDBs joined together by a common 
base region. This device uses a forward-biased emitter barrier to accelerate 
electrons to 0.3 eV over a distance of a few hundred angstroms, and injects 
these electrons into a thin base region with a thickness of up to a few thou-
sand angstroms. Most of these hot electrons are not significantly cooled 
during their transit through the base, and thus surmount the reverse-biased 
collector barrier. Since the injected electrons are accelerated over very 
short time and distance scales, it is predicted that they will have very high 
8 -1. 
velocities, approaching the crystal limited group velocity of ~lxl0 cm s 1n 
GaAs. As a result of the high electron velocities and majority-carrier con-
duction, the PDB transistor promises to be a very high speed device. 
Prototype transistor structures have been fabricated in GaAs layers grown 
by MBE [172]. Preliminary I-V measurements have demonstrated dc current gains 
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of about 20. The design criteria and tradeoffs, and the fabrication technology 
required for the development of these transistors, are not yet well established. 
d. Discussion 
The exploitation of ballistic (or quasi-ballistic) effects in semiconduc-
tor devices is an exciting new field that is still controversial. While it is 
clear that velocity-overshoot effects in conventional devices such as submicro-
meter-gate FETs will lead to some improvement in speed, the potential of novel 
devices is hard to evaluate with any degree of confidence. The analysis and 
modeling of these devices is fairly complex and requires further study. 
The state of the art of III-V-compound technology and the current direc-
tion of research has been elegantly summarized by Kroemer [149]. The following 
two paragraphs are taken from his paper: 
"We have witnessed, since about 1964, a steady growth in IIIjV com-
pound semiconductor devices, principally GaAs devices. The driving force 
behind this development has been the high performance of such devices, not 
attainable with mainstream Si devices. If we ignore once again lasers and 
other optoelectronic devices, and restrict ourselves to purely electronic 
amplifying and switching devices, high performance has been largely synony-
mous with high speed, made possible by the high electron mobility of GaAs, 
and by the availability of semi-insulating GaAs as a substrate. However, 
not even the most ardent advocate of GaAs ever claimed that GaAs was used 
because it had an attractive technology. We used GaAs despite its tech-
nology, not because of it, and the threat was never far away that Si 
devices, with their much simpler and more highly-developed technology, 
would catch up with GaAs performance, the fundamental advantages of GaAs 
notwithstanding. 
"It is exactly this imbalance between fundamental promise and techno-
logical weakness that is being removed by the new epitaxial technologies.* 
If the technological scenario postulated in Section III of this paper is 
even remotely correct, it means nothing less but that the great future 
strength of IIIjV compounds lies precisely in their new technology, which 
permits an unprecedented complexity and diversity in epitaxial structures, 
going far beyond anything available in Si technology! This new technologi-
cal strength is thus emerging as more important than the older fundamental 
~'~MBE and MOCVD. 
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strengths of high mobilities and semi-insulating substrates. It is a 
remarkable reversal of priorities indeed." 
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IV. TASK 3: COMPETING TECHNOLOGIES 
A. RF POWER GENERATION 
Among the various components for a space communications system, the one 
responsible for the generation of the required rf transmit power in space is 
probably the most important and is expected to see substantial improvements in 
the state of the art in the next two decades. 
Traveling-wave tubes (TWTs) in conjunction with fixed reflector antennas 
have been used nearly exclusively in all satellites up to the present. How-
ever, for the future there is a definite trend for solid-state devices to 
take over. Aside from the possible use of high-power Si bipolar transistors 
for L-band applications or Si IMPATT amplifiers at millimeter-wave frequencies, 
the solid-state device likely to replace most other choices is the GaAs FET. 
Near term we have the launch of SATCOM satellites starting at the end of 1982 
that will carry a full complement of GaAs solid-state power amplifiers opera-
ting at C-band; long term we expect to see large numbers of moderate-power FET 
amplifiers integrated individually with antenna elements to form large phased-
array structures with the promise of pushing both ERP and frequency far beyond 
our present limits. 
1. Traveling-Wave Tubes vs Solid-State Amplifiers 
T~~s have been dominating satellite communications systems from the early 
beginnings of Project Relay to today's sophisticated high-channel capacity 
satellites. Whereas low-noise TWTs have long disappeared, power tubes have 
shown impressive improvements over the years, from a 10-W power level at 4.2 
GHz with 35-dB gain and 21% efficiency for the Relay satellite in 1962 to tubes 
that deliver 30 W at 12 GHz with 55 dB and 42% efficiency today. Modern helix 
tubes [1] with sophisticated support structures are expected to be able to 
handle up to 500 W cw at 30 GHz if sufficient funds are channeled into tube 
development over the next two decades. Even higher power levels could, in 
principle, be achieved with coupled-cavity-type slow-wave structures. 
While the basic performance capability of TWTs has greatly improved over 
the years and further substantial growth can be expected, the long-term relia-
bility of tubes is not changing much. MTBF values of nine years with 90% 
confidence levels were quoted as early as 1962 for Relay satellite tubes [2], 
although these values appear in hindsight somewhat optimistic. Today'c C-band 
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TWTs for the SATCOM series have typical MTBF values of six years at the 90% 
confidence level. Actually, more realistic calculations based on wear-out 
models rather than the more optimistic constant-failure-rate models predict 
even shorter useful life spans [3]. Although quite a bit of progress has been 
made over the years in cathode reliability, tube processing, and improved 
materials, the actual life expectancy of TWTs does not appear to get better 
since newer tubes operate at higher power densities and require much better 
controlled electron beams to permit the attainment of the quoted high effi~ 
ciencies with multistage collectors. The TWT reliability problem is com-
pounded by the poor long-life performance of the necessary high-voltage power 
supplies. Practically all users of power tubes in satellites cite difficul-
ties with high-voltage supplies and poor reliability as the most serious 
problems facing the transmitter area. 
In view of these concerns and the maturity of the TWT field, which makes 
major breakthroughs in reliability unlikely, it would be highly desirable to 
replace TWTs more and more with solid-state power amplifiers - especially if 
this can be done in a way that adds graceful degradation to the system by use 
of a large number of lower-power amplifiers. 
The first step in this direction has been taken by RCA in equipping the 
next communications satellite, SATCOM IV, with all-solid-state power amplifiers 
(SSPAs), instead of TWTs.* The SSPA [4] uses 10 GaAs FETs as active devices 
and produces a power output of 8.5 W with 30% overall efficiency and 55-dB gain 
in the 3.7- to 4.2-GHz range. The choice of a solid-state power amplifier over 
the TWT was based on careful tradeoff studies that included not only the key 
parameters of size, weight, reliability, and efficiency, but also other factors 
such as supply-voltage requirements, linearity and, last but not least, ultimate 
cost. The striking advantage the SSPA ·has over the TWT in reliability is shown 
in figure IV-I, which compares the probability of 24-channel availability as a 
function of mission years for the two approaches. Since GaAs devices are still 
in a state of rapid change compared to TWTS - the first MESFETs with usable 
gain in the microwave frequency range appeared in 1970 - it can be safely con-
cluded that, with the progress expected from GaAs FETs in the next decade, 
future satellites will increasingly use solid-state power amplifiers as fast 
*Bell's Telstar is expected also to use GaAs FET power amplifiers in the 
transmitter. 
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as power devices become available at higher frequencies. Efforts are already 
underway to develop space-qualified GaAs FET power amplifiers for the 8-GHz 
communications band. 
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Figure IV-l. Power amplifier reliability comparison (satellite 
transponder 3.7-4.2 GHz). 
2. Active Antenna Array 
Whereas an excellent case can be made for the direct replacement of 
moderate-power TWTs by equivalent SSPAs based on the present state of the art 
of GaAs FET devices, the emphasis is expected to shift even more toward solid 
state in the future, when lower-cost solid-state technology will permit the use 
of large numbers of amplifiers directly integrated with the elements of a 
phased-array structure. Instead of combining many devices in one amplifier 
envelope to replace a given high-power TWT, it may be more cost effective to 
perform the power combining in space. Especially as antennas for future 
satellites will become more complex with a multitude of switchable spot beams, 
adjustable beam shapes, and low-sidelobe requirements, the phased-array concept 
offers significant advantages. Since rf distribution networks for large phased 
arrays become quite lossy, a strong case can be made for integrating the power 
amplifiers directly with each antenna element or groups of antenna elements. 
This approach is being studied at present, both under military and private 
company sponsorship. 
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RCA has a multiyear program underway to explore the possibility of using 
high-efficiency FET amplifiers in a phased array for future Direct Broadcast 
Satellite (DBS) applications. Figure IV-2 shows a conceptual drawing of such 
an antenna. Groups of four antenna elements are fed directly by very small, 
lumped-element GaAs FET amplifiers mounted on the back of the support structure 
of the antenna. RF and dc distribution networks are placed in one or two 
additional layers below the amplifiers. This arrangement provides great 
flexibility for amplitude and phase tapering of the antenna aperture and 
permits a wide latitude in beam shaping. The gain of the amplifiers and the 
layout of the rf feed network can be arranged so that a high degree of re-
liability can be achieved: a few, random failures of amplifiers have very 
little effect on the overall antenna performance. 
Figure IV-2. Active antenna array. 
By splitting the total required antenna power output into many low-power 
individual amplifiers, a series of additional advantages is gained. First, the 
efficiency of a lower-power device is higher than that of a larger, higher-
power device. This difference is expected to diminish as GaAs technology 
matures but it remains a factor nevertheless. Second, when more lower-power 
amplifiers are being used, fewer antenna elements have to be combined per 
amplifier, and this leads to reduced rf distribution loss. Third, by operating 
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a high-power device at reduced power output, the operating temperature of the 
device drops and the effective life span is increased. Recent experiments 
performed at RCA showed, for example, that a O.S-W Microwave Semiconductor 
Corp. (MSC) device operating at the IS0-mW level at 12 GHz produced a power-
added efficiency of 38%, compared with 28% at full power. The high-efficiency 
operation results in a drop in operating temperature by 20°C and consequently 
increases the expected lifetime by more than an order of magnitude. 
Typical trends for the overall efficiency of multistage GaAs FET ampli-
fiers, for different power levels at 12 GHz, are given in figure IV-3. These 
curves are intended to show the expected performance characteristics of com-
plete amplifiers suitable for space use and are thus rather conservative with 
respect to already achieved state-of-the-art IIbest performance ll values. 
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Figure IV-3. Projection of overall amplifier efficiency using GaAs FETs 
at 12 GHz. 
Based on these efficiency figures together with the previously mentioned 
advantages of better flexibility in radiation pattern shaping and lower voltage-
supply requirements, the phased-array system in which large numbers of indi-
vidual amplifiers are integrated directly with antenna elements appears to be 
superior to the conventional reflector antenna with a single TWT power source, 
even when the most sophisticated depressed collector schemes are used. The 
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main feature detracting from this favorable picture is the higher cost as-
sociated with the larger number of amplifiers. Here, however, extrapolations 
of GaAs device costs based on similar trends in Si devices, together with the 
promise of an eventual development of a batch process solid-state circuit tech-
nology, indicate that the solid-state approach very well may also become more 
cost effective than the tube approach. 
The use of individual low-power amplifiers for small groups of antenna 
elements may also permit a more advantageous dc supply arrangement for the 
amplifiers. As shown in figure IV-4, the power amplifiers could be connected 
directly to appropriate solar panels on the back of the antenna array. Each 
amplifier thus operates with full autonomy, providing better reliability and 
independence from a large central dc power distribution network. 
SUNLIGHT 
TRANSMITTER ! 1 1 ! MODULES 
MICROWAVES 
Figure IV-4. Direct integration of amplifiers with solar panels. 
Since a satellite in synchronous orbit receives the sunlight from dif-
ferent directions in the course of its path, a separate focusing arrangement 
for the sun rays is necessary. Figure IV-5 shows the concept of a possible 
rotating-mirror arrangement that achieves this effect. A stationary mirror or 
focusing structure is attached to the back of the antenna array under an angle 
of 45°. A second rotating mirror ensures that the sunlight is focused on the 
back of the array at all times. The light intensity available at the back of 
the array without any additional concentrating schemes is enough to provide the 
necessary dc power for 100-mW amplifiers, each of which feeds groups of four 
antenna elements spaced at 0.8 A at 12 GHz. This would be sufficient to provide 
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Figure IV-5. Proposed arrangement for focusing sunlight onto back 
of antenna array. 
a total radiated power of 200 W, as required for a direct-broadcast-satellite 
antenna having a diameter of approximately 2 m. 
3. Comparison of Solid-State Sources 
The advantages of solid-state amplifiers appear to be fairly clear-cut as 
long as GaAs devices with sufficient output power and low cost are available. 
If, as is to be expected, frequencies above 20/30 GHz will be required by the 
year 2000 to handle the increased channel and bandwidth requirements, alternate 
solutions may be called for. Aside from TWTs, IMPATT amplifiers and possibly 
InP Gunn effect amplifiers may be considered as alternate approaches. 
The first IMPATT devices for microwave amplifiers appeared just a few 
years before the onset of the GaAs FET revolution, and early IMPATT amplifiers 
were considered a viable solid-state replacement for TWTs in communications 
systems. 1-W IMPATT amplifiers for digital communications systems at 11 GHz, 
which became available in the early 1970s, caused very little deterioration in 
the bit error rate when operated under 40-Mbit QPSK modulation conditions [5]. 
Bell Laboratories developed a 3-W IMPATT amplifier for their ll-GHz FM radio 
relay system. At present, IMPATT amplifiers for this system are still manu-
factured [6] on a replacement basis and will continue to be used for the 
foreseeable future. 
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The main advantage of IMPATT devices is their high power-output capabil-
ity compared to that of GaAs FET devices. This becomes especially evident for 
frequencies above 20 GHz. By combining 12 diodes in one waveguide cavity, TRW 
recently demonstrated a 10-W IMPATT amplifier at 41 GHz with 30-dB gain and a 
bandwidth of 250 MHz for a spacecraft communications transmitter [7]. The 
major findings of this development are that aside from the successful paral-
lelling of many diodes, the error bit rate even for injection-locked operation 
(which provides much higher gain than the regular amplifier mode) is not much 
affected, showing a signal-to-noise degradation of less than 1 dB. With the 
IMPATTs' inherent capability to operate at substantially higher frequencies 
(e.g., close to 1 W cw has been obtained experimentally from a single device by 
Hughes Aircraft Co. at 94 GHz) , they do indeed represent a viable power source 
for millimeter-wave communications systems. 
However, IMPATT amplifiers also have a number of inherent drawbacks that 
are unlikely to change. Their gain-bandwidth product is generally rather 
limited, and difficulties with parametric and subharmonic oscillations make 
them hard to adjust for long-time reliable performance. Bias-instability 
problems become especially pronounced with the more efficient Read profile 
devices. One of their major drawbacks, for which no reasonable solution is 
expected, is their inherent nonlinearity, which causes them to show great 
differences in gain-bandwidth as a function of drive level. Whereas this 
behavior is tolerable in present FM systems, such as Western Electric's 11-GHz 
radio relay system, future applications with their strong requirements for 
increased bandwidth and ultra linear operation to sustain modern modulation 
schemes are not compatible with IMPATT characteristics. 
Another alternate solid-state amplifier source for mm-wave frequencies is 
the Gunn-effect amplifier. This device received considerable attention in the 
time period 1965-1973, before GaAs amplifiers with equal or better performance 
characteristics became available. In principle, these amplifiers can offer 
stable wide-bandwidth, linear, high-gain operation at frequencies well into the 
mm-wave range. For example, InP Gunn-effect amplifiers have shown power 
outputs of 100 mW at 50 GHz with 20% bandwidth and 6-dB gain per stage [8]. 
However, with all the effort that went into amplifiers of this type in previous 
years, they remain limited in three major areas: noise figure, power output, 
and efficiency. Although presently capable of operating at much higher fre-
quencies than GaAs FETs, Gunn-effect devices are not expected to playa major 
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role in medium-power amplifiers for future satellite communications systems, 
mainly because of their low efficiency. At frequencies where both Gunn effect 
and GaAs FETs can be used, the FET has the clear advantage of better linearity 
and a higher efficiency by at least a factor of 5, which increases at lower 
frequencies to a factor of 10 to 1 or more. Thus, the choice for the trans-
mitter power source at higher mm-wave frequencies is expected to be between 
TWTs and FETs, depending on how high a frequency the FET will be able to 
attain. 
Not all of the future system developments will necessarily occur at mm-
wave frequencies. There may also be a strong need for high-power, high-
efficiency transmitters at L-band or below for various forms of mobile com-
munications systems. Aside from high-power spaceborne transmitter requirements 
that fall into the previously discussed tradeoff between high-power TWTs and 
active solid-state phased-array structures, there will possibly be a strong 
demand for extremely lightweight, small-size, medium-power, very high efficiency 
translnitter amplifiers in personal communication units. 
At frequencies below S-band, the choice between GaAs and Si is not as 
clear-cut as at higher frequencies, and probably will be determined only by the 
ultimate cost of the particular configuration. 
For brute power generation at frequencies in the vicinity of 1 GHz, the Si 
bipolar is clearly the best choice at present and probably will remain so for a 
long time to come. Although newer high-power structures such as vertical FETs 
may challenge the bipolar, it will be very difficult to produce better and more-
cost-effective devices than the Si bipolar, which has been in a mature state of 
development for a long period of time. These devices are being fabricated 
today in large quantities for the mobile communications market and most likely 
will be able to fulfill all upcoming high power needs in the lower frequency 
range. 
For certain specialized applications, however, such as very high effi-
ciency, moderate-power transmitters for personal lightweight communications, 
GaAs is probably a better choice. For example, a power-added efficiency of 72% 
at the 1-W output power level has been demonstrated with GaAs FETs [9] at 
2.45 GHz. At lower frequencies, even higher efficiencies (on the order of 
80%) could be expected from amplifiers operating in a Class-E switching mode 
[10]. GaAs FETs offer the advantage of a higher cut-off frequency than that of 
bipolar transistors. This characteristic is essential for the proper current 
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and voltage waveform shaping to achieve high efficiency and also provide high 
gain, permitting the development of very compact lightweight amplifiers with a 
minimum number of stages. The exceptionally high efficiency of these amplifiers 
makes them highly suitable for portable personal transmitters, as required in a 
direct person-to-satellite communications system. 
B. FILTER STRUCTURES 
Today's high-performan,ce filters that are used in spaceborne transponders 
nearly all share the same requirements for a high-quality factor (Q ): light 
o 
weight and small size. In conventional microwave filters there is a fundamental 
tradeoff to be observed between Q and size. A high Q can be realized without 
o 0 
difficulty in waveguide structures but only at the expense of size and weight. 
Microwave integrated-circuit (MIC) filters are much smaller in size but are also 
much lossier than their waveguide counterparts. Dielectric-resonator and active 
lumped-element filters under development now hold considerable promise to over-
come the present stalemate between size and quality factor. 
1. Standard Passive Filters 
A typical state-of-the-art filter for channelized multiplexer applications 
is shown in figure IV-6. The filter uses dual-mode TE l13 cavities with Qo 
values in excess of 11,000 to provide an eight-pole quasi-elliptical response. 
A circulator together with an additional reflector cavity section provides 
group-delay equalization. Excellent temperature stability is ensured by the 
use of Invar* for the cavity walls. More recently, graphite-fiber-reinforced 
plastics instead of Invar have been used to bring the weight down. However, 
the size of these types of filters is more or less fixed. Coaxial and MIC 
filters can be made much smaller and lighter, but their Q values are one to two 
orders of magnitude lower, preventing a reasonably low loss performance with 
high skirt selectivity. There thus exists a great incentive for the develop-
ment of new filter types that combine small size with high Q . 
o 
2. Dielectric Re~onators 
Resonators with moderately high Qs can be realized in small size if a 
high-dielectric-contant material is used to fill the cavity. Better yet, 
*Nickel-ferrite controlled-expansion alloy (Precision Metals Services, 
Colmar, Pa.) 
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Figure IV-6. Eight-pole 12-GHz waveguide filter. 
dielectric resonators, which confine the electromagnetic field within the 
dielectric without the use of conducting cavity walls, have shown excellent, 
very high Q performance and have found wide application in small-size, stabi-
lized solid-state oscillators. Table IV-l shows the properties of currently 
available, commercial high-£ materials. A very important feature of the new 
dielectric materials is their adjustability of the temperature coefficient. By 
proper choice of the material's composition, temperature coefficients with 
arbitrary positive or negative values can be obtained; these can be used to 
compensate for the temperature coefficients of the housing and coupling struc-
ture to provide very high overall frequency stability against temperature 
variations. 
The last column in table IV-l indicates approximate volume requirements 
for a single resonator at 10 GHz if fabricated in different media. The size 
for the dielectric resonators includes the necessary metal shielding to confine 
stray fields. The Q of the comparable waveguide resonator refers to a standard 
o 
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TABLE IV-I. DIELECTRIC RESONATOR MATERIALS 
--r----. 
Type Manufacturer f. tgS 
°0 Temp. Coeff. 
Size for 
r l()..GHz resonator 
Ba2 Ii 0G Trans-Tech Inc. 37 .5 x 10-
3 2000 -25 PPMfc 0.8 cm3 
R-Q4C Series JFD Components 37 l.6 x 10-4 6300 Adjust~le to 0.8 cm3 
(Murata) o PPM C 
R-09C Series JFD Components 90 10-3 1000 AdjUst~le to 0.44 cm3 
(Murata) o PPM C 
Comparable Waveguide 1 - 7000 Adju st~le to 6 cm3 
Rectangular Resonator o PPM C 
-"'- ,. -" .-.. ~--~'"-. 
TE011 cavity. Higher-order-mode cavities can provide higher Q values, but also 
require a still larger volume. In general, one may conclude that the volume of 
dielectric resonators is approximately one-tenth that of comparable waveguide 
resonators. 
Based on the rapidly spreading use of dielectric resonators [11,12], 
further improvements in the material properties can be expected that are likely 
to make dielectric resonators the preferred building blocks for the complex 
channelized filters required for the input and output multiplexers of space-
borne transponders. 
3. Active Microwave Filters 
Looking at future, more sophisticated satellite transponders, the need for 
still smaller sizes and in certain cases rapid tunability or adjustability of 
the filter structures becomes apparent. A new active tunable microwave filter 
under development for the Navy [13] may very well become an important component 
for future spaceborne filters. The present effort is aimed at bandpass filter 
structures that can be rapidly tuned over a frequency of several gigahertz at 
X-band while offering low loss and good skirt selectivity. 
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Fast tuning on the order of tens of nanoseconds can readily be achieved 
with varactors. At microwave frequencies the Q of even the best varactors 
o 
ramains well below 100. To overcome the losses in the varactor and the lumped 
elements forming a tunable filter section, a negative resistance is added in 
the form of a GaAs FET in a suitable feedback configuration as shown in figure 
IV-7. The resulting resonator element is very small, measuring approximately 
3 10x5x5 mm at X-band; its resonance frequency can be adjusted by the varactor 
voltage, while its Q can be set by selecting an appropriate gate voltage for 
o 
the FET. An experimental version of a two-stage X-band filter is shown in 
figure IV-B. The unit has a 3-dB bandwidth of approximately 35 MHz and can be 
tuned over a 2-GHz frequency range. 
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(a) Construction. (b) Equivalent circuit. 
Figure IV-7. Active tunable resonator element. 
The major advantages of this filter type are very small size and weight, 
suitability for monolithic integration, adjustable high Q , rapid tunability, 
o 
and the possibility of being programmed by computer-controlled DIA's. The 
addition of an active element however, also introduces some drawbacks; these 
are limited dynamic range, moderately high noise figure, and the requirement 
of dc power for the active device. 
For applications where tunability is not required, the active-filter 
concept can provide resonators of extremely small size compared to conventional 
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Figure IV-8. Experimental two-stage tunable X-band filter. 
technologies. 
filter at 800 
For example, figure IV-9 shows a single-resonator passband 
MHz that has a 3-dB bandwidth of 400 kHz, and measures only 3x8x5 
3 
mm . Since this type of filter lends itself very well to monolithic integra-
tion, it opens the way for the eventual fabrication of complex channelized 
filters having very high performance-to-volume ratios. 
C. MICROWAVE CIRCUIT FABRICATION 
Some consideration shall be given here to the question of what type of 
circuit technology is most likely to be used in future space communications 
systems. At present, two major choices exist: One is the standard hybrid 
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Figure IV-9. Single-element, fixed-frequency active filter 
(f = 800 MHz; 3-dB bandwidth, 400 kHz). 
o 
technology used for many years in various forms; the other, so far only in 
the development stage, is the monolithic technology (which has received 
substantial government and commercial support in the last few years). There 
is, in addition, a third technology; this combines several of the desirable 
features of the other two technologies and may be well suited for certain space 
applications where high efficiency and minimum size and weight are key require-
ments. Before attempting to predict which one of the technologies is best 
suited for a particular application, and in what time frame, the basic features 
of the three approaches will be highlighted first. 
1. Conventional Hybrid Circuits 
In this technology, which has been the mainstay of microwave circuit 
fabrication in the past, circuits are formed on various substrates by either 
thick- or thin-film processes; the active devices, which generally are packaged 
separately, are inserted at appropriate locations and interconnected with the 
circuits by soldering or wire bonding. The key features of this technology are 
high versatility, ease of trimming (essential for achieving the best possible 
performance from state-of-the-art devices), and fast-turnaround time for the 
fabrication of a moderate number of units. The major drawbacks are the relatively 
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large size of the components and the high labor content in assembly and trim-
ming. 
The hybrid circuit technology of today is rather mature and can be imple-
mented at different levels of sophistication and complexity, from simple 
amplifier circuits on Duroid* with packaged devices to complete transmit/ 
receive modules with carrier-mounted devices and circuits fabricated on 
alumina or sapphire. A typical example of this technology is the multistage 
GaAs FET amplifier [4] shown in figure IV-10 which is earmarked to become the 
replacement of the currently used 4-GHz TWT amplifier in space applications. 
The hybrid fabrication technology used for this amplifier offers very high 
reliability and, with the help of individual circuit trimming, is capable of 
extracting the best state-of-the-art performance from present devices. Although 
this approach is not very economical in area usage, it requires less volume and 
weight than does a comparable TWT. 
Figure IV-10. Solid-state power amplifier for satellite transponder. 
*Glass-fiber coated PTFE (Rogers Corp., Chandler, Ariz.). 
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2. Monolithic Circuits 
During the last few years there has been a widespread effort, involving a 
multitude of companies, to expand monolithic technology from the lower fre-
quencies where it dominates both digital and, to a lesser extent, linear 
applications to the microwave frequency range. A monolithic circuit is defined 
as one that includes both active devices and associated circuitry on the same 
substrate. By eliminating the need for separately interconnecting each device 
with the circuit and by batch-fabricating many circuits and devices at the same 
time, a considerable labor savings can, in principle, be achieved. This is, 
however, counteracted by the larger required area of expensive GaAs real 
estate, more complex process steps, a lower yield, and the high degree of 
difficulty or even inability to trim and fine-tune such circuits. The success 
of the monolithic approach in the long run will be determined mostly by economic 
considerations. This means that only in applications where truly very large 
numbers of circuits are required and where some derating of the device char-
acteristics is acceptable will monolithic circuits offer definite advantages. 
Thus it is highly desirable to have circuits that can be universally used and 
that have a small ratio of circuit to device area to take full advantage of the 
cost savings of the batch-fabrication process. 
The above considerations lead to the conclusion that monolithic circuits 
will be best suited for frequencies above 20 GHz, where the circuit portion of 
the chip becomes reasonably small. Here, direct interfacing between circuit 
and device on the same chip also helps greatly to reduce interconnection 
parasitics, which otherwise become very difficult to control at higher fre-
quencies. For frequencies in the vicinity of 10 GHz and lower, standard 
distributed circuits become rather large even on GaAs substrate material with 
its high dielectric constant of £r = 13. Here, lumped-element matching net-
works using discrete inductors and capacitors are preferred, as they occupy a 
much smaller area than distributed circuits. These elements require, however, 
more complex processing steps and also are, in general, more lossy than dis-
tributed circuits. 
At the other end of the microwave spectrum, around 1 GHz, even lumped-
element circuits become too large for economic use in monolithic circuits. To 
overcome this difficulty, some amplifiers are being developed in which certain 
circuit components are replaced by active devices. A good example of this 
approach is the replacement of passive power splitters, which are generally 
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very space consuming, by active-device power dividers, as implemented in the 
monolithic balanced mixer design of Plessey [14]. Another approach is based on 
using active loads and active matching elements, as demonstrated by the wide-
band instrumentation amplifier [15] of Hewlett-Packard. This amplifier covers 
the frequency range from 5 MHz to 3 GHz with 50-dB gain, while measuring only 
0.25 mm x 0.25 mm in area. It is thus an excellent example of what monolithic 
circuits can do best: provide low-power, wide-bandwidth performance in a very 
small chip size. 
The main drawbacks of the two latter approaches are higher dc dissipation 
due to the use of additional active devices and, generally, a poorer noise 
figure. They are also not suited for high-power applications. Thus, aside 
from economic considerations, monolithic amplifiers have to be matched care-
fully to the technical requirements to be successful. 
3. Miniature Hybrid Circuits 
In this technology, very small lumped-element circuits are batch processed, 
similar to those used in the monolithic approach, the only difference being 
that the active devices are later attached to the completed and pretested 
circuit substrates. Whereas the circuit size is thus comparable with that of 
monolithic circuits, active devices are processed separately on substrates 
tailored to device performance rather than circuit requirements. Since in most 
cases the substrate requirements for circuits and devices are quite different 
with different processing procedures, this separation of device and circuit 
permits a better optimization for either type. Devices are mounted separately 
and are being screened before mounting, thus increasing the overall yield. The 
separation of circuit and device substrates also leads to better heat dissipa-
tion and lower rf losses. 
Typical early examples of this technology are the miniature low-noise and 
low-power amplifiers manufactured by Avantek. Individual amplifier stages are 
made of batch-processed circuit boards with device chips subsequently mounted 
and bonded to the circuits. A 9-stage amplifier having 44 dB of gain over the 
frequency range from 12 to 18 GHz covers an area of only 0.350 in. x 2.300 in., 
including the housing. More recently, Watkins-Johnson came out with the so-
called "Super FET" [16], which combines two FETs with an interstage matching 
network on a single piece of GaAs. The resulting device requires standard 
input and output matching networks, much as does a regular FET; it has, however, 
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the advantages of much better gain and excellent isolation and stability, and 
is only somewhat larger than two separate FETs. The "Super FET" combines 
advantages of monolithic technology very effectively with hybrid fabrication. 
Another approach being pursued by RCA, especially for high-power solid-
state amplifiers, consists of processing all circuit components of a multistage 
amplifier on a common BeO substrate with integrated septa for low-inductance 
ground returns at the points where the active devices are separately attached. 
Figure IV-II shows the basic concept of this technology [17]. Its main advan-
tage is excellent heat conduction through the BeO substrate, while providing 
a high-Q support substrate for the lumped-element matching circuits. In 
addition, the thermal expansion coefficient of BeO matches closely that of GaAs, 
thus permitting a high-quality bond between the two materials, with a minimum 
of mechanical stress. 
GROUND 
IN PUT I-~':-~-;;.r,," OUTPUT 
" 
GATE FET PELLET 
METAL SEPTUM 
Figure IV-II. Schematic diagram of two-stage miniature beryllia 
amplifier. 
Devices are preferably bump-mounted by a method similar to the one that is 
widely used at lower frequencies where large-area LSI chips are mounted by 
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solder reflow of a mUltiplicity of contact bumps. This technology provides 
the mechanical mounting of the chip with good thermal dissipation properties 
simultaneously while making all the necessary electrical connections. It 
eliminates the need for separate wire bonds, which generally are a source of 
poorly reproducible parasitic elements and require costly, highly skilled 
assembly labor. 
The very high efficiency results presented in figure IV-3 were obtained 
with a miniature BeO amplifier of the type described above. The active area 
of the 12-GHz single-stage amplifier measures only 5 mm x 3 mm. A photo-
graph of the amplifier is shown in figure IV-12. 
Figure IV-12. 12-GHz lumped-element high-efficiency amplifier. 
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Although many of the above-mentioned technologies and processes are still 
experimental today, they promise to greatly simplify the currently used common 
hybrid-circuits technology and to provide a means for moderate volume fabrica-
tion without going all the way to a monolithic technology. 
4. Discussion and Outlook 
No single fabrication technology can be best suited to all applications. 
One trend, however, appears to be reasonably clear: standard hybrid circuits, 
in the form in which they are widely used today, will become less and less 
attractive for use in future satellite communications systems. They will be 
replaced nearly everywhere by either monolithic or miniature hybrid circuits. 
For spaceborne applications, the major decisive factors in selecting a 
particular technology are performance and size/weight. Cost is here secondary 
to performance parameters, such as efficiency, noise, distortion, and reli-
ability. For ground applications, the emphasis is reversed. Cost becomes more 
critical since it is borne directly by the individual end user, as for example, 
ground terminal receivers for the DBS system. 
In general, monolithic circuits can be expected to be best at handling 
very high volume, low- or medium-power applications in which size and weight 
are the most important factors. Monolithic circuits will be more cost ef-. 
fective at higher microwave and millimeter-wave frequencies where the rf 
circuit becomes an ever smaller part of the total chip. Area .reductions by two 
or three orders of magnitude compared to present conventional hybrids can be 
achieved. Examples of promising large-volume applications are the rf portion 
of Earth terminal receivers, transmit/receive modules for spaceborne phased 
arrays, especiallY above 20 GHz,and certain. portions of personal lightweight 
communication modules. Monolithic circuits are generally less suited for 
high-power or lower-frequency applications and in situations where the very 
best state-of-the-art, narrowband (less than 20%) performance has to be 
extracted from active devices. 
The latter requirements are better handled by miniature hybrids. These 
circuits have size advantages similar to those of the monolithic counterparts. 
However, since the circuit portion is fabricated separately from the devices 
on relatively low cost ceramic substrates, it can be cost effectively produced 
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even at lower frequencies, at which the circuit size becomes rather large com-
pared with the device size. For high-power applications, BeO can be used as 
substrate material that offers excellent heat dissipation properties. Devices 
will increasingly be flip-chip mounted, a technique that combines low assembly 
cost with excellent heat conduction and low rf loss. Devices equipped with 
suitable bumps for flip-chip mounting are being fabricated by Mitsubishi, MSC, 
and RCA, and are expected to become more widely available as time passes. 
Miniature hybrid circuits in general permit some form of pretesting and trim-
ming, provide lower rf losses, and are capable of better performance than com-
parable monolithic circuits. They are expected to find widespread use in 
spaceborne applications where the combination of very small size/weight and 
high performance is of the greatest importance. They are also expected to play 
a significant role at low frequencies in high-efficiency transmitter amplifiers, 
like the ones needed for the ultralightweight wrist-band personal radiophone. 
Standard hybrid circuits, on the other hand, may still remain in favor for 
certain specialized high-performance ground~terminal uses where size/weight 
considerations are unimportant and a small production volume does not justify 
the development costs of other approaches. 
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V. TASK 4: FUNDAMENTAL LIMITS 
The solid-state devices discussed in this section fit functionally into 
two categories -- linear and logic devices. Linear devices include both 
low-noise and high-power devices for transponder applications; logic devices 
are mostly for baseband signal processing. 
For future applications, the transponder carrier frequency is likely to be 
higher than it is now - 20 GHz and above - because of the crowded lower-frequency 
spectrum. On the other hand, the trend of baseband signal processing may be 
expected to head toward complex, multifunctional processing to facilitate 
on-board switching functions. 
The solid-state devices that will satisfy these trends are likely to be in 
the monolithic format, perhaps with medium-scale integration (MSI) for power 
application and large-scale integration (LSI) for signal processing. Microwave 
monolithic integrated circuits (MMICs) have the potential advantages of small 
size, light weight, low cost, and high reliability. MMICs will have the 
additional advantage of higher performance at higher frequencies than the 
same devices in the discrete format. At higher frequencies, the device imped-
ance is, in general, very low, on the order of a few ohms. The ability of the 
MMIC to provide impedance matching very close to the active device leads not 
only to a wide operating bandwidth but also to a potential loss reduction in 
the impedance-matching circuit. 
Having recognized the future trends of the solid-state devices, we con-
centrated our study on the fundamental limits in high-frequency MMIC devices 
and in high-density logic devices. The fundamental physical limits such as 
electrical, thermal, and physical-dimension limitations are presented. Research 
areas in new device concepts as well as technology development that will affect 
the limits are also identified. 
A. ELECTRICAL LIMITATION OF DEVICE OUTPUT POWER AT HIGH FREQUENCIES 
One of the major differences between a solid-state device and a vacuum 
tube is that the carrier velocity of a solid-state device reaches some saturated 
velocity under high electric field (high potential) conditions while the 
electron velocity in vacuum tubes continues to increase with applied potential. 
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To maintain the same carrier transit time at high frequencies, the dimensions 
of a solid-state device should be roughly proportional to the wavelength or 
inversely proportional to the operating frequency. This dimensional require-
ment applies to the transit-time devices such as the Gunn and IMPATT diodes, 
and also to the high-frequency, cutoff devices such as the bipolar and field-
effect transistors. 
Physical dimension is not the only limitation to the device's high-
frequency performance. Even if we could make the physical dimensions as small 
as we should like, the small physical dimension (L) cannot support a high dc 
bias voltage (V) because the breakdown electric field (~VB/L) of a semicon-
ductor material is approximately constant, of the order of 105 V/cm. Thus, 
V « L «( l/f. The maximum applied voltage not causing high field breakdown is 
inversely proportional to the operating frequency. 
On the other hand, the maximum current of a semiconductor device is 
proportional to Q/t, where Q is the total available mobile charge and t is the 
transit: time. Since the total available charge is equal to qnAL (where n is 
the carrier concentration), which is proportional to qnA(1/f), the maximum 
semiconductor device current is also inversely proportional to the device 
cut-off frequency. The above considerations lead to the well-known conclusion 
-that the device maximum output power is inversely proportional to the square of 
the device cut-off frequency. 
This observation was first derived by E. O. Johnson of RCA Laboratories 
[1]. Although his derivation was intended only for the bipolar transistor, we 
will, in this section, derive a general equation that applies to all semicon-
ductor devices. 
1. Voltage-Frequency Relationship 
The cut-off frequency, fT' of a semiconductor device is defined as 
-1 f = (2nt) (1) T 
where t is the transit time of a carrier passing through the rf-modulation 
region. In the case of transit-time devices such as Gunn and IMPATT diodes, 
t is the time of flight between the two ohmic contacts. In the case of a 
transistor, t is the time of flight through the gate or the base region. 
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The transit time t can be calculated from the following equation: 
t = 
L 
U 
a 
(2) 
where L is the distance of the rf-modulation region through which the carrier 
is traveling, and U is the average velocity of the carrier in L. It is 
a 
obvious that for high-frequency operation the average carrier velocity should 
be as high as possible to keep t small. 
The average carrier velocity is determined by the semiconductor velocity~ 
electric field (V-E) characteristics and the spatial electric field distribution, 
which is governed by the location of the electrodes and the applied dc bias 
voltages. Figure V-I shows the V-E characteristics of several types of semi-
conductors. High average velocity can be achieved in a semiconductor that has 
a high saturated drift velocity and high carrier mobility. When the mobility 
is high, the carrier can be accelerated to the saturated velocity within a 
relatively short distance and in a relatively short time, leading to an effec-
tively high average velocity. 
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semiconductors. 
The transit time t can also be reduced by decreasing the rf-modulation 
distance L. The lowest limit on L that will sustain a maximum voltage V is 
m 
determined by the semiconductor breakdown field, 
EB = Vm/L (3) 
Figure V-2 shows the breakdown field vs carrier density for GaAs and silicon. 
Combining equations (1), (2), and (3), we have: 
EBUa V f = 
m T 2rr (4) 
E (.) 
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Figure V-2. Breakdown field vs carrier density for GaAs and Si. 
Therefore, for a given cut-off frequency fT' the maximum voltage Vm that 
can be applied to a device is proportional to the product of the breakdown 
field EB and the average velocity u
a
" Both EB and u
a 
are related to the 
'" fundamental material parameters. For example, VmfT :::
'" 5 '" 6 because EB = 2xlO V/cm and u
a 
6xlO cm/s; for GaAs 
2xl011 Vis for silicon 
'" 5 in which EB ::: 3xl0 
7 '" 11 V/cm and u
a 
= lxl0 cm/s, VmfT 5xl0 Vis. Hence, the GaAs devices perform 
nearly twice as well as do comparable Si devices. 
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Equation (4) can also be interpreted as defining the upper limit on cut-off 
frequency. Since the minimum value of V must be the one that will supply a 
m 
high electric field for the carrier to reach saturation velocity, say V, the 
cutoff frequency is proportional to EBu
a
, which is a semiconductor material 
property. 
2. Current-Frequency Relationship 
The maximum current of a semiconductor device is given by 
I 
m 
= g 
t 
(5) 
where Q is the total mobile charge in the device and t is the transit time over 
the rf-modulation region. The maximum total mobile charge Q can be expressed 
as the product of the device output capacitance and the maximum voltage, 
Q = CV 
m 
Substitution of equation (6) into (5) yields 
CV 
I = 
m t 
m 
Combining equations (2), (3) and (7), we have 
I 
m 
C = = E U B a 
(6) 
(7) 
(8) 
Therefore, the current-to-capacitance ratio is related only to the material 
property EBu
a 
and is independent of device parameters such as doping density 
and area. 
If we convert the capacitance C to the capacitive reactance Xc at the 
cut-off frequency fT' 
C = 1 
2nfTXC 
Equation (8) becomes 
where U is the saturation velocity. 
s 
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(9) 
(10) 
Thus, when the cut-off frequency fT increases, the current-impedance product 
ImXC needs to be proportionally decreased because the right-hand side of 
equation (10) is a material property that is roughly fixed for a given semi-
conductor material. 
3. PO'Il7er-Frequency Relationship 
The maximum rf output power a given semiconductor device can generate can 
be determined by combining equations (4) and (10): 
(V I )X f 2 = "BUs 
(
F ) 2 
m m C T 2n 
or (11) 
X (p f 2) = ~ (
E U ) 2 
C m T 2n 
This is the widely accepted equation stating that the power-frequency 
square-impedance product for a given semiconductor device is constant. In 
order to match the device impedance Xc to the conventional 50-0 load for a 
reasonable operating frequency bandwidth and matching circuit loss, the value 
of Xc must assume some minimrun value of say, 1 O. The above discussions lead to 
E. O. Johnson's Pf2 law, which is widely accepted. It is customary to have a 
Pf2 = constant line included in a state-of-the-art output power figure. As an 
example, figure V-3 shows the best GaAs FET output power as a function of fre-
quency as of February 1982. The best Pf2 is 1000 W-GHz achieved by Mitsubishi. 
For the sake of completeness, we also include the state-of-the-art performance 
of the GaAs low-noise FET (fig. V-4), and of Gunn and IMPATT diodes (fig. V-5). 
B. THERMAL LIMITATION 
High-temperature operation not only degrades the device performance but 
also reduces the device life time. In the majority-carrier devices such as 
FETs, Gunn diodes, and IMPATTs, the carrier mobility and the saturation veloc-
ity decrease at high temperature. Therefore, the device performance, as 
described by equation (11), is degraded at high temperature. 
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Figure V-3. State-of-the-art performance of GaAs power FET as of 
February 1982. 
The rate of electromigration (EM) and diffusion also depends strongly on 
the operating temperature as depicted by the equation 
(12) 
or 
3 (1 = 5.04 x 10 $ Tl - iJ (13) 
where t is the device life time, T is the absolute temperature in Kelvin, k is 
the Boltzman constant, and $ is the activation energy in electron volts. For 
the electromigration process, $ is of the order of 1 eV. In order to achieve 
long-lifetime operation, the maximum device operating temperature for space 
applications is about 120°C. 
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For a given type of device, the maximum operating temperature depends 
strongly on the design and packaging technique of the device. We will show in 
this section that a properly designed microwave monolithic integrated circuit 
(MMIC) can have a maximum operating temperature below 120oC. Therefore, 
thermal consideration is, in general, not a limiting factor in the performance 
of a properly designed MMIC. We will use the thermal resistance of a GaAs FET 
as an example. 
Figure V-6 shows the calculated thermal resistance of a GaAs FET as a 
function of the FET's gate-to-gate spacing, for various substrate thicknesses 
(e) and gate finger widths (W). The flip-chip mounting configuration is also 
included as dashed lines for completeness. 
For a GaAs substrate thickness of 50 ~m, the FET thermal resistance is 
less than 50 oC-mm/W (fig. V-6). We can now estimate the actual channel temper-
ature expected during rf operation of power GaAs FETs. A typical dc bias point 
yields 1-1.5 W/mm of dc input power (e.g., 100 rnA/mm at 14 V). Depending on 
the rf power compression point, the net rf output power (i.e., output minus 
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input) usually falls in the 0.3- to 0.7-W/mm range so that the resulting dis-
sipated power is about 1 W/mm or below. This means that, to a first approxima-
tion, the normalized thermal impedances shown in figure V-6 are close to the 
actual maximum temperature rise in the channel. The GaAs FET is therefore a 
remarkably cool device with channel temperatures less than 50°C above ambient, 
and an excellent active device for MMICs. 
Detailed calculations and methods of measurement of GaAs FET thermal 
resistance can be found in reference 2. 
C. PHYSICAL DIMENSIONS 
In Section V.A (Electrical Limitation of Device Output Power at High 
Frequencies), we pointed out that the cut-off frequency of a semiconductor 
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device is inversely proportional to the length of the rf-modulation region as 
given by the following equation [based on eqs. (1) and (2)]: 
u 
f = T 
a 
27tL (14) 
where U is the average carrier velocity and L is the length of the rf-modulation 
a 
region. 
Since one of the important devices considered for high-frequency MMIC imple-
mentation is the GaAs FET, we will calculate the projected cut-off frequency of 
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the GaAs FET to show that the physical dimension is not a limiting factor to 
the FET high-frequency performance. 
In the GaAs FET, rf modulation occurs under the gate. Therefore, the 
length of the rf-modulation region is roughly the length of the gate, Q. For g 
our purposes, it is reasonable to assume that a gate length as short as 0.1 ~m 
can be realized in a small-scale production environment. The average carrier 
7 
velocity under a submicrometer gate length is of the order of 1.5 x 10 cm/s. 
Therefore, according to equation (14), the cut-off frequency of an FET with 
a O.l-~m gate length is about 240 GHz, a frequency much higher than required 
for satellite communications in the foreseeable future. We conclude that the 
physical dimension will not be a limiting factor to the FET's high-frequency 
performance. 
A submicrometer gate of the order of 0.1 ~m can be fabricated bye-beam 
lithography, x-ray lithography, ion-beam lithography, and angle evaporation. 
When the gate length is 0.5 ~m or smaller, the electrons do not have time to 
reach the heavy-mass, low-velocity state. The dynamic saturation velocity in 
this case is in excess of 2 x 107 cm/s, leading to an average velocity of about 
1.5 x 107 cm/s. 
To realize the potential performance of the high-frequency FET with very 
small gate length, the gate resistance and the rf phase equalization among the 
mUltiple gates have to be optimized. The technology of achieving low gate 
resistance and small phase unbalance for high-frequency MMICs requires further 
development. 
D. DIGITAL MMICs 
We have thus far considered mainly the limitations on analog (linear) 
MMICs. In this section, we will discuss the limitations on digital MMICs. 
Compared to the silicon digital IC, the GaAs MMIC has the advantages of high 
speed and/or low power dissipation. 
In Section V.C, we have shown that the cut-off frequency of an FET with 
O.l-~m gate length is about 240 GHz. This is equivalent to an ultimate intrin-
-13 
sic switching speed of about 7 x 10 s, or 0.7 ps. This intrinsic speed is 
again much higher than needed for satellite communications in the foreseeable 
future. We conclude that the limitation to digital MMIC performance is not the 
intrinsic switching speed. For future satellite communications, the limitation 
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to digital MMICs is most likely the development of a logic technology that 
simultaneously meets the requirements of (a) maximum speed, (b) minimum 
dissipation, and (c) ease of implementation. Thus, it is necessary to consider 
carefully the complex tradeoffs between the various logic approaches and 
determine the optimum compromise. 
There are two major logic approaches - depletion mode (d-mode), or normally-
ON, and enhancement mode (e-mode), or normally-OFF, FET logic. The basic logic 
gates of these two types are shown in figure V-7. Propagation delay, power 
dissipation, and versatility of these logic types are compared in table V-I. 
In this comparison, we used the same currents for both types of devices, as the 
device currents determine the propagation delay and the rise and fall times. 
In determining the best performance possible from each device, the effects due 
to parasitics (e.g., series resistances, stray capacitances, etc.) were not 
included. In the actual realization such effects cannot be separated and hence 
the performance will be below these expectations. 
SI GaAs SUBSTRATE SI GoAs SUBSTRATE 
DEPLETION-TYPE MESFET ENHANCEMENT-TYPE MESFET 
Figure V-7. d- and e-mode MESFETs and logic gates. 
Table V-I makes it clear that the e-mode logic has the performance advan-
tage of higher speed and lower power dissipation but that it also has less 
noise margin and requires better material and processing uniformity than the 
d-mode FET logic. 
To further illustrate the tradeoffs between e-mode and d-mode logic, we 
will consider the ring oscillator circuit. Ring oscillator circuits can be 
used to determine the propagation delay and power dissipation per logic gate. 
Ring oscillator results do not provide any insight into noise margins, toler-
ances, and signal levels. Often, the loading (i.e., fan-in and fan-out) varies 
from I to 3. Therefore, ring oscillator results cannot be used to predict 
system performance. However, ring oscillator results can be used to test 
device models and compare various technologies. A summary of the performance 
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Table V-I. COMPARISON OF e-MODE AND d-MODE LOGIC 
Parameters 
Delay 
Pinchoff 
Voltage (V ) 
P 
Variation in V p 
Power Dissipation 
Active-Layer 
Thickness 
Load 
Requirement 
Logic Voltage 
Range 
Fan-in/Fan-out 
Limits 
Symbols: 
Enhancement Mode 
rd = ./3 t 
r 
VB 
tN =O.lV 
P 
P = ~ V 
2 P 
Cl = 1.5-2.0 
900-1000 ~ 
Ungated FET or resist-
ive load; IL/Is not 
well defined 
VH = 1.0 Vi noise 
margin for 
VL ~ 100-200 mV 
Fan-in limited by 
leakage currents, 
fan-out limited by 
load current 
rd = propagation delaYi t = transit time r 
V = channel pinchoff voltage p 
VL = logic low; V = logic high H 
U = saturation velocity; W = channel width s 
Depletion Mode 
rd = 3 t 
r 
4 VB 
f1V > 0.5 V 
P 
2eneVB·usW ...... . 
Cl = 4.6 
1800-2000 ~ 
FET with VGS = 0 
for load; IL/Is 
well defined 
VL = -2.0 V, VH = 0.5 V; 
noise margin 
>0.5 V 
Figure of Merit 
Fan-in and fan-out 
not limited by 
devicesi limited 
only by layout or 
by response time 
desired 
of ring oscillators reported by various industry leaders in GaAs IC technology 
is given in tables V-2 and V-3. It is evident from these two tables that the 
enhancement-mode logic gates are as fast, if not faster, than depletion-mode 
logic gates. Also, the power dissipation per gate is lower by at least a 
factor of 2 for e-mode logic. 
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Table V-2. PERFORMANCE OF 1.0-~m GATE-LENGTH d-MODE 
MESFETs IN RING OSCILLATORS 
Type of 
Name of the Propagation Delay Power Dissipation Tech-
Organization (Es) Eer Gate (mW) Fan-out nology 
Hewlett-Packard 60 10 1 BFL"'~ 
Rockwell- 75-110 1.0-2.2 1 SDFL~H" 
International 
Thomson-CSF 130 
RCA Laboratories 12~) 
Hughes Aircraft 83 
~"Buffered FET logic. 
**Schottky-diode FET logic. 
40 2 
13.5 2 
5.6 1 
Table V-3. PERFORMANCE OF 1.0-~m GATE-LENGTH e-MODE 
MESFETs IN RING OSCILLATORS 
Name of the Propagation Delay Power Dissipation 
Organization Cps) Eer Gate (mW) 
Nippon Telegraph & 45 0.82 
Telephone Public 39.5 4.05 
Corp. 
Fujitsu 50 5.7 
Bell Laboratories 30 
BFL 
BFL 
BFL 
Fan-out 
1 
1 
1 
1 
Further technology development in material and process uniformity is 
therefore essential to realizing the full potential of enhancement-mode logic. 
E. RECOMMENDATIONS 
The physical limitations discussed above indicate that there are several 
technology areas thai will affect the limits. These areas include material, 
lithography, processing technology, and new device structure, as described 
belo'l-7. 
• Material. The ideal material characteristics are high carrier mobility, 
high saturation velocity, high breakdown field, and high thermal conductivity. 
While it is difficult to achieve all of the above properties simultaneously, 
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there are a number of materials that exhibit promising characteristics. For 
example, modulation-doped GaAlAs-GaAs and GalnAs have demonstrated mobilities 
higher than that of GaAs, while silicon carbide has high thermal conductivity 
and high breakdown fields together with reasonable carrier mobility and satu-
ration velocity. Further material research such as MBE technology will improve 
the fundamental device performance limit by improving the material figure of 
merit, EBU
s
' 
• Lithography. To achieve high yield and high performance in the high-
frequency MMICs, the technology for achieving submicrometer gate length with 
good dimensional uniformity and low gate resistance needs to be developed and 
refined. Ion beam, x-ray and e-beam lithography are the technologies that will 
lead to submicrometer pattern generation. 
• Processing Technology. It is important to improve and refine the MMIC 
process technology to achieve high device yield. This technology includes, for 
example, air bridges, bathtub via holes, low-loss dielectric materials, smooth 
conductor edges, high-density metallization, and device packaging . 
• New Device Concepts. As discussed earlier, the material figure of 
merit, EBU
s
' is the ultimate limit to device performance. The actual device 
performance, however, is much below this limit. In general, different device 
operating principles and device designs will lead to different performance 
limits. It is therefore highly beneficial to continue searching for new device 
concepts and new device structures. Some examples are the solid-state travel-
ing wave FET and the vertical FET. With continuous research and development of 
new devices, the performances of high-frequency MMICs will experience not only 
an evolutionary improvement over the present state of the art, but may also 
include revolutionary breakthroughs. 
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VI. TASK 5: PROBLEMS IN IMPLEMENTATION 
In this section we examine selected problems encountered, or likely to be 
encountered, when advanced techniques involving III-V compounds are used in 
components for space communications systems. First, the experiences in build-
ing the solid-state power amplifier (SSPA) for RCA's SAT COM - the first such 
unit designed for a satellite communications transponder - are reviewed. Next, 
problems in implementing monolithic (or miniature hybrid) circuits, linear 
amplifiers, and gigabit-rate digital circuits are discussed. Finally, device 
reliability considerations are reviewed - again based on experiences with 
present SSPAs. 
A. EXPERIENCE WITH THE RCA SSPA 
The first solid-state power amplifier (SSPA) designed for satellite 
transponder service was designed and space-qualified by RCA and is now in 
production at RCA's Astro-Electronics facility. 
RCA has acquired considerable background and experience in the design, 
test, flight qualification, and production of GaAs FET amplifiers to replace 
traveling-wave tubes for satellite downlink communications systems. The unit 
provides a power output of 8.5 W, a gain of 60 dB, and a typical efficiency of 
35% over the 3.7- to 4.2-GHz band. This amplifier, which consists of six sets 
of cascaded stages, as shown in figure VI-I, is built by the use of microwave 
integrated-circuit (MIC) technology, with each amplifier module designed to 
permit stand-alone testing and pretuning before being integrated to higher 
assembly levels. 
The experience and background accumulated during the electrical and 
mechanical design phases, productization, and qualification programs for the 
8.5-W SSPA have since been applied to similar programs for applications at X-, 
Ku-, and K-band frequencies. 
SOllie of the problems and related solutions for implementing the MIC 
technology used in the aforementioned satellite amplifier are as follows: 
(1) In soldering/bonding and related operations, caution must be exer-
cised to ensure the minimization of gold-circuit leaching when components are 
soldered into place on gold-printed circuit substrates. This leaching, which 
is a function of time and temperature, erodes the gold and can lead to circuit 
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Figure VI-I. 8.S-W C-band microwave-Ie SSPA. 
failure in areas of high current density. For optimum reliability, soldering 
should be avoided wherever possible. Parallel-gap welding or thermal-compres-
sion bonding should be used wherever possible. 
Corrosive soldering or flux with strong activators should be avoided if 
possible. Corrosive residue is difficult to completely remove with conven-
tional electronic wash and rinsing processes, and residues can lead to erosion 
and premature failure with life. 
(2) When multiple passive and active components are soldered on the same 
substrate, it may be necessary to use soldering alloys of varying flow temper-
ature to minimize reflow and the movement of critically placed components. 
(3) A comprehensive quality assurance program must be implemented. All 
incoming components, active/passive, must be properly and sufficiently specified 
and tested to ensure compliance with rigid procurement specifications. This 
will enhance uniformity and reproducibility. All components must undergo 
qualification acceptance tests; processes and manufacturing methods must be 
well documented, standardized, and controlled. 
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(4) All components not space-qualified on related programs must undergo 
sufficient testing to ensure compliance with mechanical, thermal, electrical, 
and environmental tests. 
(5) Substrates must be tested to ensure meeting the proper plating 
adherence to avoid circuit lift-off. 
(6) Test fixtures for rf functional circuits, modules, and higher levels 
of integration must be designed without compromising interface impedances or 
line length so that erroneous data are not obtained. This is particularly 
important where parasitic tuning is used to provide for enhanced bandwidth or 
gain flatness. Tuning a circuit with chip capacitors to selectively correct 
for gain vs frequency fall-off, caused specifically by the test fixture, may 
result in an intolerable gain contour when the test fixture is removed. 
(7) Ground plane discontinuities must be avoided, specifically in the 
area where adjacent amplifier modules are interconnected with rf output and 
input lines. The ground plane under the micros trip circuit line must be con-
tinuous to obtain the proper circuit impedance to avoid reflections and gain 
perturbations. 
(8) Periodic ground via lines or septa should be used to minimize circuit 
inductance in the ground return so as to reduce the limits on the frequency 
bandwidth and on the high-frequency gain. 
(9) Hermetically sealed active devices are preferred, so as to minimize 
mechanical packaging design. Active chip devices for higher frequency ap-
plications may require hermetically sealed packages for the amplifier to meet 
environmental humidity requirements. 
(10) Bias feed lines must be adequately filtered to eliminate feedback, 
spurs, and instabilities. Quarter-wave line transformers used to shunt-feed 
the drain line in an FET power circuit must simultaneously sustain high cur-
rent densities without undue voltage drop and present a high impedance to rf-
conducted leakage. These are conflicting requirements. 
(11) Adequate Filtercon insulators (made by Erie Technological Products, 
Inc., Erie, Pa.) should be used in bias feed lines to increase isolation between 
stages and eliminate bias oscillation and instabilities. 
(12) Partitioning between stages or effective isolation by means of 
waveguide-below-cutoff techniques to inhibit random rf coupling and feedthrough 
is required. This will help eliminate fine-grain gain variations and rf 
stability problems. 
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(13) Differential thermal expansion between circuit substrate and support 
package must be minimized. This is especially important under repeated thermal 
cycling where stresses causing rupture can occur. In addition, ground plane 
discontinuities can result, causing rf reflections as well as gain and power 
perturbations. 
B. MONOLITHIC AND MINIATURE lITBRID CIRCUITS 
The relative advantages and disadvantages of monolithic vs miniature hybrid 
circuits were discussed in some detail in Section IV (Task 3). From a practical 
point of view, both of these types of circuits will have to be made adaptable 
to automated testing and trimming adjustments before they can be used in the 
quantities needed for implementing, for example, large phased-array antennas. 
The driving parameters for the use of monolithic microwave circuits and/or 
miniature hybrids are uniformity and low cost. Even though present-day GaAs 
FETs are proving cost effective for "normal" satellite transponder service, 
their use would be prohibitively expensive in a large antenna system. At 
present,. an attempt is normally made to extract maximum performance from every 
FET stage (because of its cost), which usually involves characterizing each 
individual transistor and optimizing its matching circuit (by computer-aided 
techniques). 
In the future, as large quantities of low-cost circuits come into use, the 
philosophy will be the opposite: to use the active devices below their optimum 
capabilities, so that small variations in device and circuit characteristics 
will not result in nonuniform performance of the monolithic or miniature hybrid 
modules. 
Thus, before large quantities of high-performance, low-cost monolithic/ 
miniature hybrid modules can be manUfactured, extensive effort will be required 
to 
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• desensitize circuits from overdependence on device characteristics; 
• develop automatic methods for testing monolithic/miniature hybrid 
circuits; 
• develop methods for the automatic trimming of circuits; and 
* make circuit fabrication techniques compatible with the emerging 
robotics approaches. 
C. GaO.47InO.53As MISFETs FOR LINEAR MICROWAVE AMPLIFIERS 
To overcome limitations in the high-frequency operation of GaAs FETs, 
ternary compounds are being investigated at RCA Laboratories and elsewhere. 
As explained below, metal-insulator-semiconductor field-effect transistors 
(MISFETs) made of ternary compounds appear to provide better linearity than 
GaAs metal-semiconductor field-effect transistors (MESFETs). This may have 
great potential for future space communications programs. 
The investigations center around GaO.47InO.53As lattice matched to semi-
insulating InP as the semiconductor material for such applications. Theo-
retical and experimental studies have shown that this material has the poten-
tial advantages of higher low-field electron mobility and peak electron drift 
velocity over GaAs [1-3]. However, the bandgap of this material is quite low 
(0.72-0.75 eV), resulting in a Schottky-barrier height for typical metals of 
only 0.3 V [4]. This low Schottky-barrier height presents problems in fabrica-
ting Schottky-barrier-gate FETs. Various approaches to circumvent this prob-
+ lem, including the use of p n junction gates [5] and heterojunction gates [6] 
are being investigated in many laboratories. At RCA, we have taken the approach 
of developing MISFETs [7]. 
In this approach, the Schottky-barrier gate is replaced by a metal-
insulator gate, making the gate purely capacitive, and eliminating the prob-
lems of low Schottky-barrier heights. 
There is a potential advantage to using an insulated gate. As there is no 
Schottky diode, the voltage swing on the gate is limited only by the breakdown 
of the insulator dielectric, unlike the case of the Schottky gate, where the 
voltage swing is limited by the forward voltage of the Schottky diode in the 
positive direction, and by the reverse breakdown of the Schottky diode in the 
negative direction. 
Figure VI-2 shows the I-V characteristics of a depletion-mode (normally-
on) GaO.47InO.53As MISFET. The left-hand trace shows the characteristics for 
positive gate bias, and the left-hand trace for negative gate bias. It can be 
seen that with positive gate bias there is a considerable increase in the drain 
current.. Thus, the device can be operated at zero bias, and as the gate 
voltage swings about zero, the drain current is increased or decreased. This 
makes simple bias circuits possible, and the potential for high efficiency and 
linearity exists. 
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Figure VI-2. I-V characteristics of depletion-mode MISFET. 
Our results so far have been very encouraging. Table VI-1 lists results 
obtained on a ternary depletion-mode MISFET with a 1.5-~m channel length and 
600-~m channel width, operated at a drain voltage of 4.5 V at various fre-
quencies. 
TABLE VI-I. GaO.47InO.S3As MISFET rf PERFORMANCE 
Wafer Q691 L = 1.5 ~m W ~ 600 ~m g 
Frequency (GHz) 
4 8.5 
Power 
6 
11 
12 
3.8 
3.0 
3.0 
Cox = 3.73xl0-8 F/cm2 Vns = 4.5 V 
Power-Added 
OutEut (mW) Efficiency (%) 
111. 7 36.0 
119 30.6 
90 22 
59 9.4 
The relatively low power output per millimeter of channel width (0.15 W 
compared with ~O.5 W for GaAs MESFETs) is partly due to the low drain voltage, 
and, for this device, a lower-than-optimum zero-bias drain current. We believe 
that a significant increase is possible. Nonetheless, the efficiencies and 
gains obtained are very encouraging. 
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Recent measurements have shown that depletion-mode ternary MISFETs also 
exhibit good linearity. For a device similar to that shown in table VI-I, 
operated at a drain voltage of 4.1 V and zero gate bias, measured at 4 GHz with 
two tones separated by 10 MHz, we have obtained third-order intermodulation 
distortion (IMD) 25.5 dB down, with a power output of 109 mW, gain of 9.4 dB, 
and power-added efficiency of 32.7% at the I-dB gain comparison point. 
This combination of low third-order IMD and high power-added efficiency 
makes the MISFET a very attractive candidate for linear microwave power ampli-
fiers. 
l~o attempt was made to optimize either the device or the measurement 
conditions to obtain low IMD. It is not fully understood whether or not the 
MISFET is inherently more linear or more efficient than a MESFET. However, the 
results are sufficiently good to warrant further investigation of the potential 
of these devices for linear microwave power amplifiers. 
D. HIGH-SPEED DIGITAL CIRCUITS 
Technology developments for the fabrication of GaAs digital monolithic 
integrated circuits have been reported by several research laboratories from 
allover the world. GaAs ICs are consistently faster than their silicon 
counterparts. GaAs technology is still very young and optimum tradeoffs be-
tween normally-on (or depletion mode) and normally-off (or enhancement mode) 
logic circuits are being studied. Impressive performance is reported with 
deplet.ion-mode [8] as well as enhancement-mode FET logic [9]. However, several 
problems remain to be solved at this time before GaAs digital ICs can be 
produced consistently with reasonable yields and still meet the stringent 
specifications. The problem areas to be addressed are (a) materials, (b) 
processing, and (c) packaging and measurements. 
1. Material Requirements 
GaAs digital ICs require thin active layers (900-1500 R) on semi-insulat-
ing substrates. The drift mobility for electrons in such thin layers should be 
maintained as high as possible. For optimum device performance, several 
different types of doping profiles have to be generated selectively in rela-
tively small geometries. Of course, interface (active-layer/substrate) trap-
ping problems should be eliminated or minimized. Also, the doping density and 
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thickness of the active layer must be controlled to within 5% for MSI/LSI 
circuits. These problems pose a formidable task in obtaining starting material 
for GaAs IC work. We believe that such stringent material requirements can be 
met only by ion implantation or molecular-beam epitaxy. 
a. Ion Implantation 
Ion implantation is a very powerful technique for obtaining uniform, 
controlled, and selective doping of semiconductors. Ion implantation in Si for 
LSI/VLSI work is a widely used technique and is rapidly becoming a widely used 
tool in GaAs work. Direct implants into 81 GaAs are essential for GaAs multi-
gigabit-rate digital ICs. The quality of the implanted layers is measured by 
factors such as the electron mobilities, doping profile, activation efficiency, 
pinchoff voltage control, and reproducibility. All these parameters are 
strongly influenced by the substrate quality [10] and the annealing method. 
Undoped 81 GaAs substrates proved to be better candidates for ion implanta-
tions. Substrate vendors and research laboratories are using the Melbourn 
liquid encapsulated Czochralski (LEC) equipment for producing SI GaAs sub-
strates. Large-diameter (8 cm) substrates were grown by this method. Some 
research laboratories claim (e.g., Rockwell International) that these sub-
strates are superior to those grown by other nlethods. However, commercially 
available LEC substrates are not of as high a quality as that reported by 
research laboratories. Therefore, it is still necessary to qualify 81 GaAs 
substrates from each boule and each vendor. There are some guidelines for 
qualification tests, but each laboratory uses its own criteria for accepting 
the substrates for ion implantation. High-resistivity buffer layers grown on 
the substrates may reduce some of the stringent requirements for SI GaAs 
substrates. However, very few laboratories have the capability to grow such 
buffer layers reproducibly. Hewlett-Packard Company is one of the few com-
panies that uses high-resistivity buffer layers grown by liquid-phase epitaxy 
(LPE) for ion implantations. 
The method of annealing implantation damage and activating the implanted 
ions is critical to achieving high-quality, thin active layers on SI GaAs 
substrates. Impurity redistribution and diffusion are characteristic of the 
annealing method employed. Laser annealing [11], electron-beam annealing [12], 
and annealing with radiation from a quartz-halogen lamp may prove to be better 
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than thermal annealing. However, these techniques are not yet developed to 
the extent that they can be applied to actual device fabrication. 
b. Molecular-Beam Epitaxy (MBE) 
MBE is an epitaxial deposition process using molecular or atomic beams in 
-10 
an ultrahigh vacuum ("'10 Torr). The substrate temperature is kept at 
500-600o C. The growth rate is very slow ("'1 ~m per hour), making it possible 
to gro~7 ultrathin layers ("'50~). Complex doping profiles and sophisticated 
device structures can be grown by successive depositions without thermal 
diffusion or redistribution. The growth is determined by complex kinetic 
reactions at the substrate, and stoichiometric films may not result even for 
congruent molecular beams. Incorporation of dopants into semiconductors is a 
complex process. Several laboratories reported high-quality MBE GaAs growth 
techniques and device performance. At best, the performance of MBE-grown 
devices approached that of the best epitaxially grown (by vapor phase) devices. 
Therefore, the potential is there for MBE. The superiority of MBE is estab-
lished in the growth of multi-semiconductor structures such as A1GaAs/GaAs. 
However, MBE has not yet been developed into a production process. 
2. Processing of GaAs ICs 
GaAs ICs consist of MESFETs and Schottky diodes for depletion-mode logic, 
and MESFETs and load resistors (linear/nonlinear) for enhancement-mode logic. 
Technology development has been reported by several research laboratories for 
d- or e-FET logic. In spite of the limited success by various laboratories, it 
is not possible to implement GaAs LSI circuits reproducibly. Ohmic-contact and 
Schottky-gate technologies are adequate but need further refining. An evaporated 
Au:Ge/Ni/Au metal system with different thicknesses, compositions, and heat 
treatment is employed for ohmic contacts. Even though several studies have 
reported optimum parameters, occasional bubbling of the contacts was observed. 
Severe bubbling of the contacts limits photoresist patterning for subsequent 
processing steps (particularly for 1.0-~m gates). Refractory metals are 
generally used for Schottky gates, the exception being aluminum. Such Schottky 
barriers are stable up to 350-450 o C. In the self-aligned gate structure 
proposed by Nippon Telegraph & Telephone Public Corp. (NTT) [13], the gates 
must be stable up to 850°C. Ti:W/Si [14] or Mo [15] Schottky gates may with-
stand such high temperatures. These technologies are at a very preliminary 
stage and require further studies. 
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To decrease the propagation delay and increase the speed performance of 
MESFET logic devices, work is progressing on two different fronts: (i) to 
minimize the parasitics (particularly the gate-source and gate-drain series 
resistances) and (ii) to use devices with smaller geometries (submicrometer 
gate lengths). 
a. Minimizing the Series Resistance 
Reduction of series resistance is mainly achieved by the use of heavily 
+ doped, deep n -regions under the source and drain contacts. This can be easily 
achieved by selective ion implantations. However, a laser beam or electron 
beam or radiation from a halogen-quartz lamp must be employed for annealing to 
avoid lateral diffusion (or spreading) of the dopant. In addition to using 
+ 
n -ohmic contacts, self-aligned gate structures may yield the optimum devices. 
These technologies are at an early stage of development, and further studies 
are required before they can be employed for LSI circuit fabrication. 
b. Reduction of the Device Geometries 
The load capacitance in MESFET logic is the gate-source capacitance of the 
Schottky gate of the MESFET. Any reduction in gate length will result in a 
corresponding reduction of gate capacitance. Therefore, submicrometer gate-
length devices are preferred for logic circuits. Such submicron gate devices 
can only be fabricated by electron-beam or x-ray lithography. Electron-beam 
lithography [16] has been in use for saveral years; its main drawback is the 
throughput. Machines with higher beam currents are being developed and should 
be available within a few years. Of course, these machines cost several 
million dollars ($3-6 million). X-ray lithography is also at an early stage of 
development. Recently, 0.3-~m gate-length devices [17] have been fabricated by 
x-ray lithography in Si. The types of masks required and the photoresists used 
have not yet been optimized. Further studies are needed to optimize these 
factors. 
c. Process Yield 
The fabrication of GaAs MSljLSI circuits on a reproducible basis requires 
a high process yield. Here, process yield is used in a general sense so as to 
include device parameters. Device pinchoff voltages and currents are very 
important. Pinchoff voltage determines the available noise margins, and the 
device currents determine the speed of the circuits. At most a 5-10% variation 
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in pinchoff voltage and device currents across the wafer is desirable for good 
process yield. Unless further improvements are made in materials and device 
technologies, GaAs digital Ies cannot be implemented. 
3. Packaging and Testing 
MESFET logic-gate rise, fall, and propagation delay times are a function of 
fan-out and, consequently, capacitive loading. This problem is similar to that 
experienced with emitter-coupled logic (EeL) devices. Therefore, when FET 
logic circuits are operating near their maximum speed limit, fan-out should be 
restricted. Signal lines should be kept as short as possible to minimize 
ringing and overshoot, as well as to simplify timing considerations arising 
from the propagation delay of the signal along a conductor. Intrinsic induc-
tance and capacitance are reduced by shortening the line. Any signal path may 
be considered a form of transmission line. If the propagation delay along the 
signal path is short compared with the rise time of the signal, any reflections 
are masked in the rise time and are not seen as overshoot or ringing. The 
maximum open line length may be given by 
t 
r 
2tpd 
Q < 
max 
where t = rise time 
r 
tpd = propagation delay of the line per unit length 
= 1.017 ~r. (ns/ft) 
r 
where c; is the relative dielectric constant. On GaAs substrates (r. = 12), 
r r 
for 100-ps rise-time circuits, the maximum length of the open line is about 160 
mil or 0.4 cm. 
In the MESFET logic, the Schottky gates of the individual devices are 
operated in the reverse-bias region (for d-FETs) or weakly forward conducting 
region (for e-FETs). As a result, the load is mostly capacitive. This lets 
one design logic gates with small geometry (i.e., low current) devices, even 
though the rise and fall times are of the order of 100 ps. Such logic gates 
cannot drive 50-0 lines. Special interface circuits (multiple-stage source-
follower circuits) may be required to drive 50-0 lines. The dc power dis-
sipation in these circuits will be very high, and it is not clear whether these 
circuits should be included on or external to the Ie. 
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Digital ICs have several input and output ports. Interface circuits have to be 
developed with the chip area and the dc power economically utilized. The 
layouts of the signal lines determine the crosstalk. In the presence of 
crosstalk, noise margins are reduced. So far, no results on crosstalk in GaAs 
ICs have been reported. 
Test equipment available for high frequencies or fast rise times is gen-
erally of the 50-Q characteristic impedance type. This implies that the input 
signal lines have to be terminated in 50 Q, and the output signal lines must be 
capable of driving 50-Q lines. Also, test equipment, such as a pulse generator 
or word generator, is not available above 350 MHz. Furthermore, MESFET logic 
circuits require a 1- to 2-V swing for the logic. For high-speed testing, the 
equipment is designed with ECL in mind. The logic swing for ECL is only 0.8 V. 
This poses a serious problem. Test equipment and test procedures for high-
speed GaAs ICs have to be designed. 
E. RELIABILITY CONSIDERATONS 
The continuing development of technology in the semiconductor industry 
will bring with it increased difficulties in assuring highly reliable products 
for space-flight missions. Many of the classical failure mechanisms associated 
with semiconductor devices that are now well managed and controllable will 
reappear as an increase in packing densities and a shrinkage in linewidths to 
submicrometer size. Additionally, it is likely that hitherto unforeseen 
failure mechanisms will appear as dimensions shrink and densities increase. 
The increasing utilization of active surface area of semiconductor devices 
places severe operating constraints on these devices from a reliability view-
point. The principal concern must be the removal of heat from the device area. 
It is well known that most semiconductor failure mechanisms are accelerated by 
increasing temperatures. In some cases, a temperature difference of +10oC can 
halve the lifetime of these devices. Very high packing densities can increase 
device operating temperatures by several tens of degrees even when special care 
is paid to thermal design of the device and mounting schemes. This consider-
ation will eventually force a tradeoff between device performance and lifetime. 
As device size and linewidths shrink, electromigration will once again 
limit the operating lifetimes for these devices. With increasing device 
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complexity, current-carrying lines will be forced to support larger current 
densiti es at hi gher operating t_emperatures. Device performance constraints, 
such as speed and noise immunity, will limit the minimum voltage and cur-
rent-operating parameters. As line dimensions shrink by one half, densities 
will increase by a factor of 4. It is then very easy to pass from safe opera-
ting current densities into regions where lifetime is considerably reduced. 
Increasingly, as device dimensions shrink, random catastrophic failures 
will become important in determining device life. Hillock growth, now seen in 
many semiconductor devices, will have a greater probability of shorting to a 
critical area of the device. This result is unpredictable except in a random 
sense, and has the possibility of catastrophically failing the device. Crystal 
dislocations will also play a critical role in determining not only device 
yield but also device reliability. These crystal imperfections will have the 
potential of being a significant fraction of device and linewidth size. Thus 
reliability problems associated with their long-term growth will have a much 
greater impact than they have at present, when their dimensions are small 
compared with device or line dimensions. Both of these problems (hillock 
and dislocation growth) are relatively immune to device screening. 
The problems discussed to this point are all associated with extending 
presen1: technology to its extreme limits. This technology is essentially 
two-dimensional, with most devices and interconnects formed near the surface of 
the chip. Recent work in epitaxial layer formation suggests that it may be 
possible to form three-dimensional semiconductor chips, with devices formed in 
the body of the material as well as near the surface. A rudimentary example of 
this type of technology is the power MOS transistor, in which the drain current 
of thousands of unit cells is collected in the body of the silicon chip, and 
drain contact is made to the back of the wafer. 
This type of multilevel technology will present new problems in reli-
ability and failure analysis. Determination of specific device operating 
temperatures will then require sophisticated thermal analysis. Removing heat 
from the devices will continue to be a complex problem. New chip design 
guidelines will be required to maximize thermal flow. Failure analysis of 
parts will be extremely difficult, requiring careful and tedious processes to 
carefully remove device layers. 
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As current technology is pushed to its limits and new technology is 
developed, careful attention must be given to performance/reliability trade-
offs. Current technological trends point to short-term reliability loss. This 
will eventually be overcome by process engineers improving or changing those 
basic components of a semiconductor device that are present reliability risks. 
If this proves difficult, increased reliability will be gained by designing for 
maximum device performance and device standby redundancy to increase overall 
system life. 
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VII. TASK 6: RECOMMENDATIONS FOR IMPLEMENTATION 
A. SCOPE 
In this section we present recommendations on how to take advantage of 
1:he technical capabilities of III-V compounds to enhance the performance of 
future space communications systems. It is important to emphasize that: 
(a) The recommendations are for technology-development programs, as 
opposed to specific mission-related programs. The RCA SSPA development for the 
SATCOM system may serve as an illustration: The technology of GaAs power FETs 
operating at 4 GHz was considered "ready" for exploitation several years ago. 
It took considerable skill, tight planning, commitment of considerable funds, 
and several important ancillary programs - such as reliability proof, auto-
mated testing, "transfer of technology" to a manufacturing group, and the 
establishment of quality-assurance procedures - before this "ripe" technology 
could be utilized in spaceborne transponders. 
(b) In estimating costs, it was assumed that most of the technology 
development would be done under contract. Contract administration and tech-
nical monitoring costs are NOT included in the projections, which are in 1982 
dollars. 
(c) III-V laser components are not included in the study. 
Please note that programs that have been judged adequately covered by 
presen1t NASA-sponsored effort are not included in the recommendations. For 
example, ongoing and presently planned efforts in the area of switches and 
switch matrices will likely result in components adequate for future space 
systems. 
B. TARGET PROGRAMS 
To focus more precisely on the recommended technology-development programs, 
classes of applications and their component needs were examined and tabulated. 
The results are presented in t~ble VII-1 and discussed in some detail below. 
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TABLE VII-I. TARGET PROGRAMS 
Program 
1. High-reliability solid-
state modules 
2. Electronically adjustable 
components 
3. Ternary-compound 
amplifiers 
4. Gigabit logic components 
5. Millimeter-wave 
components 
6. L-band miniature 
hybrid transponder 
1. Large Structures 
Payoff 
Multielement 
antennas 
Reconfigurable 
transponders 
"Superlinearity" 
Digital 
processing 
Millimeter-wave 
transponders 
High-efficiency, 
ultralightweight 
components 
Applications 
Large structures 
Future C-band systems 
Spread-spectrum sys-
tems; Q-A modulation 
On-board switching; 
large structures; 
digital systems 
Intersatellite links 
Personal communications 
("wrist-watch 
transponder") 
Large structures in space will definitely be built in the future, and 
multielement transmit/receive antennas are likely to form the heart of future 
space communications systems. Whether fixed-beam, switched-beam, or multibeam 
antenna systems are employed, high-reliability amplifier modules (containing 
switch elements, phase shifters, amplitude levelers or controllers, etc.) will 
constitute the key components of such antenna systems. For more accurate 
control of the antenna patterns, both amplitude and phase control of clusters 
of modules will be required, and the development of "constant efficiency" 
components - i.e., units in which efficiency does not decrease drastically as 
the level of operation is changed - will be a most desirable technical goal. 
If solar panels integral with the antenna elements are used (RCA's so-called 
SMART concept), the module designs will have to be capable of accommodating 
the solar cells, and the thermal dissipation problems solved accordingly. 
2. Electronically Adjustable Components 
One of the ways in which the operation of spaceborne communications 
transponders can be improved is to make them capable of changing their 
transmission characteristics on command from an Earth-bound controller. At 
present, transponders are prearranged to transmit, e.g., voice or video channels, 
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or to operate in a single-carrier (in saturation) or multicarrier (linear) 
mode. If this arrangement can be changed, such "reconfigurable" transponders 
may be particularly useful when the spectral slots for present C-band systems 
are filled and there is a need to replace existing satellites with newer and 
more effective units. 
The basic technology for developing the components of such a "reconfigu-
rable" transponder is strongly based on III-V compounds. Filters of changeable 
bandwidth, switches, level adjusters, etc. are likely to use gallium arsenide 
as the basic semiconductor ma"terial. In monolithic, miniature-hybrid, or 
discrete form, components of this type will become powerful tools for the 
designer of future communications systems. 
3. Ternary-Compound Amplifiers 
Present investigations indicate that amplifiers based on ternary-compound 
MISFETs may exhibit better linearity than the more familiar GaAs MESFETs. 
"Superlinear" amplifiers may be of crucial importance in future systems using 
more-advanced modulation schemes or some form of spread-spectrum approach. It 
is thus important to continue the technology development of ternary-compound 
devices and associated microwave circuits. 
if. Gigabit-Rate Components 
Digital systems of the future will require IC components operating at 
gigabit rates or faster. Some of these components will have to be placed in 
the spacecraft, with attendant requirements of reliability, redundancy, etc. 
GaAs components now under development are logical candidates for future 
space communications service. 
As discussed in Section VI of this report, enhancement-mode logic com-
ponents have the advantage of lower power dissipation (a small fraction of that 
of depletion-type devices), better use of GaAs real estate, and simpler cir-
cuit.s. Yet, enhancement-type logic circuits are currently being pursued at a 
very low level in the United States. In Japan, on the other hand, such mono-
lithic circuits have been demonstrated to perform at speeds comparable with 
those measured with depletion-type devices in the U.S. It seems important to 
pursue enhancement-type-logic monolithic circuits for future digital communica-
tions systems operating in space, independent of the carrier frequency employed. 
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5. Millimeter-Wave Components 
Intersatellite links of the future, through which spaceborne transponders 
can communicate without interference and without the intervention of Earth 
stations, will probably employ carrier frequencies of 60 GHz or above. At 
present the only viable active components for such service are two-terminal 
devices (IMPATTs), usually based on the silicon technology. Three-terminal 
devices (FETs), if available, would enhance operation, simplify circuit design, 
and increase the reliability of millimeter-wave components. The upper fre-
quency limits of III-V compound FETs produced by advanced and novel fabric-
ation techniques have not yet been established. It appears important to pursue 
technology-development efforts aimed at developing FET-type devices for the 
millimeter-wave range. 
6. Personal Communications/Mobile Systems 
Future mobile services will permit communications between any two vehicles 
via satellite link. The ultimate development in this type of communications 
system will be the personal transponder, the size of a wrist watch, through 
which individuals will be able to communicate with each other by accessing a 
satellite equipped with multiple-beam (or sWitchable-beam) capabilities for 
regional or countrywide coverage. Extremely lightweight, highly efficient 
transponders operating in L-band will be required for such service. 
C. TECHNOLOGY-DEVELOPMENT PROGRAM RECOMMENDATIONS 
The following pages contain recommended technology-development programs 
for future space communications systems. For ease of reference, the proposed 
program descriptions follow a common format and appear on separate pages. They 
are numbered consecutively, with alternatives indicated by letters. There is 
no order of preference - technical or programmatic - implied in the numbering of 
the programs. Parallel programs for the same technology development are not 
included in the indicated approximate costs. 
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l(a) - ANTENNA MODULE TECHNOLOGY (MONOLITHIC) 
Objective: Demonstration of a module suitable for use in a multielement 
antenna and containing, as a minimum: 
• a radiating element 
• an amplifier 
• a phase shifter 
• an amplitude controller 
Frequency: "'20 GHz 
Power Level: 1 W, 6-dB gain 
Timing:: 3 years 
Estimated Cost: $1.2M 
Technology: Monolithic GaAs 
203 
l(b) - ANTENNA MODULE TECHNOLOGY (MINIATURE HYBRID) 
Objective: Demonstration of a module suitable for use in a multielement 
antenna and containing, as a minimum: 
• a radiating element 
• an amplifier 
• a phase shifter 
• an amplitude controller 
Frequency: ~20 GHz 
Output Power: 0.2 W 
Gain: 13 dB 
Timing: 2 years 
Estimated Cost: $800K 
Technology: Miniature hybrid with GaAs-FET active elements 
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l(c) - ANTENNA MODULE TECHNOLOGY (SMART) 
Objective: Demonstrate cluster of antenna modules [similar to lea) or l(b)] 
having radiating elements on one side of the flat structure, 
and solar-cell panels sufficient to power the cluster on the 
other side. Fabricate subarray with four amplifiers (16 antenna 
elements). 
Frequency: 12 GHz 
Output Power: 0.1 W per 4 antenna elements 
Timing: 2 years 
Estimated Cost: $600K 
Technology: Miniature hybrid, GaAs FETs 
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2(a) - ADJUSTABLE TRANSPONDER COMPONENTS (SWITCHED) 
Objective: To develop and demonstrate transponder components that could 
be adjusted, by switching commands from Earth, to provide trans-
mission of different bandwidth and linearity characteristics. 
Transponder Characteristics: 
Frequency: 3.7-4.2 GHz 
Output Power: 8.5 W 
Gain: 55 dB 
Timing: 2 years 
Estimated Cost: $400K 
Technology: GaAs FETs 
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2(b) - ADJUSTABLE TRANSPONDER COMPONENTS (ELECTRIC) 
Objective: Same as 2(a) - except that all-electronic controls (rather than 
switching in and out of stages, etc.) will be employed. 
Timing: 3 years 
Estimated Cost: $750K 
Technology: GaAs FETs 
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3 - TERNARY-COMPOUND LINEAR AMPLIFIERS 
Objective: Investigate GaInAs MISFETs to determine their applicability 
as "superlinear" amplifiers for transponder service. Build 
demonstration amplifier for such an application. 
Frequency: 3.7-4.2 GHz 
Output Power: 8-10 W 
Gain: "'50 dB 
Timing: 5 years 
Estimated Cost: $2.5M 
Technology: GalnAs MISFETs 
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4 - HIGH-SPEED DIGITAL CIRCUIT TECHNOLOGY 
Objective: Demonstrate LSI circuits such as multiplexers, memories, pro-
grammable dividers, etc., suitable for space communications 
applications. Develop fabrication processes and packaging of 
such circuits. 
Timing: S years 
Estimated Cost: $SM 
Technology: GaAs FETs (enhancement mode) 
GalnAs MISFETs (enhancement mode) 
GalnAs-InP (heterojunction bipolars) 
GaAs-GaAlAs (heterojunction bipolars) 
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5(a) - MILLIMETER-WAVE DEVICE INVESTIGATIONS (TERNARY COMPOUNDS) 
Objective: Establish feasibility of three-terminal devices operating at 
millimeter wavelengths, 
Frequency: 60 GHz and above 
Timing; 3 years 
Estimated Cost: $750K 
Technology: GaInAs FETs 
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5(b) - MILLIMETER-WAVE DEVICE INVESTIGATIONS (PERMEABLE-BASE TRANSISTOR) 
Objective: Same as 5(a). 
Frequency: 60 GHz and above 
Timing: 4 years 
Estimated Cost: $lM 
Technology: Permeable-base transistor (vertical FET) , GaAs 
211 
S(c) - MILLIMETER-WAVE DEVICE INVESTIGATIONS (QUASI-BALLISTIC) 
Objective: Same as 5(a). 
Frequency: 60 GHz and above 
Timing: 5 years 
Estimated Cost: $IM 
Technology: Planar-·doped GaAs 
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6 - HIGH-EFFICIENCY, LIGHTWEIGHT, MINIATURE GROUND TRANSPONDER 
Objective: Develop very small (wrist-watch type) transponder module for 
personal ground-to-satellite communications system. Emphasis 
is on a very high efficiency, ultralightweight amplifier and 
receiver technology. 
Frequency: L-band 
Power Output: 1 W 
Efficiency: 70% 
Timing: 2 years 
Estimated Cost: $500K 
Technology: Miniature hybrid, with GaAs FETs 
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VIII. CONCLUDING REMARKS 
Future space communications systems are likely to show technical advances 
that, for purposes of analysis, can be grouped into three categories: (1) 
extensions of present systems; (2) systems in which new types of modulation 
will be employed; and (3) novel system concepts based on progress in components 
technologies. The study described in this report examined microwave components 
based on III-V compounds that require development to fill these future system 
requirements. 
Large antenna structures employed in future systems will require quanti-
ties of antenna modules which - depending on the frequency of operation and 
antenna characteristics - could be fabricated in either monolithic or minia-
ture-hybrid form. To achieve better utilization of the crowded spectrum, 
"superlinearlt amplifiers will be likely to replace units in the currently used 
frequency region. The concept of a transponder with characteristics (band-
width, linearity) changeable on command from Earth offers a flexibility not 
obtainable with present-day systems. Intersatellite links of the future may 
well operate at millimeter wavelengths, possibly doing away with primary power 
distribution problems by the use of solar cells to power amplifier modules 
directly. Digital systems will require high-speed monolithic ICs. 
Advances in III-V materials technology (molecular-beam epitaxy, organo-
metallic epitaxy, the use of vapor-phase epitaxy for growing ternary and 
quaternary compounds) have made new transistor geometries possible. These show 
promise of outperforming conventional planar GaAs FETs at microwave and milli-
meter-wave frequencies. This may be a particularly fruitful area of research. 
The conclusions of the study are contained in a number of specific recom-
mendations for research programs aimed at components to be employed in the 
identified applications. 
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EXECUTIVE SUMMARY 
Under Contract NAS-3-22884, the impact of the state of the art in the area 
of IIJ-V semiconductor materials employed in microwave solid-state components 
on future space communication systems was studied. Following the program 
format; outlined by NASA, the study was pursued in terms of distinct tasks, as 
follows: 
Task 1: 
Task 2: 
Task 3: 
Task 4: 
Task 5: 
Task 6: 
Space Communications Applications 
Present Status of Technology 
Competing Technologies 
Fundamental Limits 
Problems in Implementation 
Recommendations for Implementation 
In general, the investigations followed the plan developed in the original pro-
posal. The two deviations from that plan concerned Tasks 1 and 2. 
In Task 1, it was originally envisaged that future space communication 
systems could be identified on the basis of existing planning documents in 
sufficient detail to make possible the development of broad component; "specifi-
cations,tI which would then serve as the background for Tasks 3, 4, and 5. This 
did not prove feasible, since few plans offering sufficiently precise projec-
tions - in terms of frequency, concept, or system architecture - could be 
gleaned from the literature. Thus, instead of very specific component specifi-
cations, the needs identified in Task 1 were broader in scope, based on sub-
jective projections of what technical innovations future systems might contain, 
either in terms of evolutionary progress from present thinking (e.g., "large 
structures lf ) or as a result of basic changes in technical approach (e.g., 
flreconfigurable transponderstt). 
Although originally planned as one of a number of "coequal tl tasks, it 
became apparent that Task 2 (Present Status of Technology) could well serve as 
the single most important task, central to the study. We therefore allowed 
(with the concurrence of the contract monitor) the expansion of this effort in 
terms of both scope and allocated time. 
TASK 1: SPACE COMMUNICATIONS APPLICATIONS 
The original intent was to define future space communications applications 
in detail sufficient to make possible the development of component specifications 
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- in terms of such parameters as frequency, function, mechanical characteristics, 
and reliability - to serve as a basis for the study. This did not prove 
feasible because of the lack of existing planning information on which such 
specifications could be based. It would, of course, have been possible to 
invent "future systems" solely for the purpose of defining the components they 
might require. Based on the program objectives, as discussed during an early 
planning meeting with NASA/LRC personnel (in September 1981), namely, the 
preparation of recommendations for NASA sponsorship of new broad technology 
development programs (rather than those for specific components) for future 
space communication systems, it was judged more productive to attempt to 
project future systems in terms of their more general characteristics and to 
extract new technological needs for systems so defined. 
As a result of literature searches, meetings with personnel from technical 
and operating activities both within and outside RCA, and personal interviews 
with various individuals, the projections of future systems fell into three 
main categories: 
(1) Systems that were logical extensions of systems currently being 
planned for the 1985-1995 time slot. 
(2) Systems in which new types of modulation schemes would be employed. 
(3) Novel system concepts that may strongly impact future space communi-
cations. 
Evolutionary systems concepts considered in the study were (a) large 
antenna systems; (b) satellite crosslinks; (c) single-sideband systems; and (d) 
digital cOIUffiunication systems. Spread-spectrum techniques and quadrature-
amplitude modulation are examples of advanced modulation approaches that might 
be used in future systems. Transponders that can be reconfigured by Earth 
command to change their electrical characteristics (e.g., from linear multi-
carrier to saturated operation) and a concept originally proposed for the Solar 
Power Satellite involving a distributed antenna in which solar cells are placed 
on one side of a "space blanket" so that they can provide dc power directly to 
the antenna elements placed on the other side were considered as examples of 
novel concepts for future systems. 
TASK 2: PRESENT STATUS OF TECHNOLOGY 
In this section of the report, emphasis has been placed on materials and 
discrete device technology since this forms the basis of microwave and digital 
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integrated circuits. We have attempted to project future trends and have 
included a subsection on the exploratory development that is being undertaken 
in many laboratories. 
The field of III-V compound microwave and gigabit-rate logic technology is 
currently very active. We have tried to include most of the results published 
up to early 1982. The trends discussed in this section are believed to be 
reasonably accurate. The extensive literature references provided are repre-
sentative rather than complete or in historical order. 
We believe that a major change is occurring in III-V compound technology. 
The major attraction of GaAs for microwave and gigabit-rate digital rcs until 
recently was due mainly to the superior semiconducting properties of GaAs and 
not to its fabricating technology. New materials growth techniques such as 
molecular-beam epitaxy (MBE) and metal/organic chemical vapor deposition 
(MOCVD) now permit an unprecedented complexity, flexibility, and diversity in 
III-V compound growt.h. This technological strength, in addition to superior 
fundamental semiconducting properties, promises to make III-V compound research 
an exciting and useful endeavor in the mid-1980 to 2000 time frame. 
The major topics reviewed in this section are: 
1. Materials technology, including bulk growth of substrates, epitaxial 
crystal growth, and ion-implantation doping techniques. 
2. Microwave solid-state discrete active devices, including two-terminal 
and three-terminal devices. 
3. Multigigabit-rate GaAs digital integrated circuits. 
4.. Microwave integrated circuits, including both hybrid and monolithic 
circuits. 
5. Exploratory developments currently being pursued, including GaInAs 
devices, heterojunction devices, and quasi-ballistic devices. 
TASK 3:. COMPETING TECHNOLOGIES 
The main topics discussed in this section of the report are (a) rf power 
generation; (b) filter structures; and (c) microwave circuit fabrication. Each 
of these will profoundly influence the communication systems of the future. 
In the area of power generation, the present Lrend of replacing thermionic 
devices with solid-state amplifiers in the spacecraft transponders is likely to 
continue, certainly at the lower frequencies. Various types of solid-state 
sources (FETs vs IMPATTs, GaAs vs Si) are likely to be used for transponders 
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operating at different frequencies and power levels. Active antenna arrays, in 
which large numbers of antenna elements whose power is combined (in space) for 
fixed-, switched-, or scanning-beam systems are a very probable means of future 
generation of large amounts of power. 
In the filter area, miniaturized active filters and new materials employed 
in dielectric resonators are expected to replace the present bulky and relatively 
heavy channel filters. 
There are three distinct ways in which microwave circuits can be fabricated: 
In the conventional hybrid technology, active devices (packaged or in chip form) 
are mounted in custom-made microwave matching circuits, employing either dis-
tributed (transmission-line segments) or lumped-constant (capacitors, inductors) 
elements. In monolithic circuits, both active and passive circuit components 
are fabricated at the same time. In an emerging technology employing miniature 
hybrid circuits, the passive circuits are batch-fabricated and therefore quite 
cost effective, while the active elements (e.g., FETs) are later placed in the 
circuits, possibly employing automated bonding methods. This latter technology 
may prove superior in systems where fully monolithic approaches may not be 
justified, for either technical or economic reasons. 
TASK 4: FUNDAMENTAL LIMITS 
The solid-state devices discussed in this section of the report can be 
functionally characterized to fit into two categories: linear devices and 
logic devices. Linear devices include both low-noise and high-power devices 
for transponder applications; logic devices are mostly for baseband signal 
processing. 
For future applications, the transponder carrier frequency is likely to be 
higher than it is now - 20 GHz and above - because of the crowded lower--
frequency spectrum. On the other hand, the trend of baseband signal processing 
may be expected to head toward complex, multifunctional processing to facili-
tate on-board switching functions. 
In this task, we concentrated our study on the fundamental limits in 
high-frequency microwave monolithic integrated-circuit (MMIC) devices and in 
high-density logic devices. The fundamental physical limits such as elec-
trical, thermal, and physical-dimension limitations are presented. Research 
areas in new device concepts as well as technology development that will affect 
the limits are also identified. 
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TASK 5: PROBLEMS IN IMPLEMENTATION 
The recently completed major effort by RCA to develop, space-qualify, and 
transfer to a manufacturing operation an all-solid-state transponder for use in 
a commercial communication system provided valuable insights into the problem 
of implementing a new technology for a critical operation. These experiences -
in terms of both manufacturing and test approaches and reliability-proof 
considerations - are reviewed in this section of the report. In addition, a 
new type of solid-state amplifier, the GaInAs MISFET, which may well provide 
linearity properties superior to those in present-day GaAs units, is discussed, 
as are the existing technology limitations in realizing high-speed digital 
monolithic circuits. 
TASK 6: RECOMMENDATIONS FOR IMPLEMENTATION 
This section contains recommendations on how to take advantage of the 
technical capabilities of III-V compounds so as to enhance the performance of 
future space communication systems. The following is noted: 
(a) The recommendations are for technology-development programs, as 
opposed to specific mission-related programs. The RCA SSPA development for the 
SATCOM system may serve as an illustration: The technology of GaAs power FETs 
operating at 4 GHz was considered "ready" for exploitation several years ago. 
It took considerable skill, tight planning, a sizable commitment of funds, and 
several important ancillary programs - such as reliability proof, automated 
testing, "transfer of technology" to a manufacturing group, and the establish-
ment of quality-assurance procedures - before this "ripe" technology could be 
utilized in spaceborne transponders. 
(b) In est.imating costs, it was assumed that most of the technology 
development would be done under contract. Contract administration and tech-
nical monitoring costs are NOT included in the projections, which are in 1982 
dollars. 
(c) III-V laser components are not included in the study. Also, programs 
that have been judged adequately covered by present NASA-sponsored effort were 
not included in the recommendations. As an example, ongoing and presently 
planned effort in the area of switches and switch matrices will likely result 
in components adequate for future space systems. 
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To focus more precisely on the recommended technology-development pro-
grams, classes of applications and their component needs were examined and 
tabulated. The results are presented in table VII-l of the report. 
The following is a list of programs recommended for implementation: 
lea) Antenna Module Technology (Monolithic) 
2(b) Antenna Module Technology (Miniature Hybrid) 
l(c) Antenna Module Technology (SMART) 
2(a) Adjustable Transponder Components (Switched) 
2(b) Adjustable Transponder Components (Electric) 
3 Ternary-Compound Linear Amplifiers 
4 High-Speed Digital Circuit Technology 
Sea) Millimeter-Wave Device Investigations (Ternary Compounds) 
5(b) Millimeter-Wave Device Investigations (Permeable-Base Transistor) 
S(c) Millimeter-Wave Device Investigations (Quasi-Ballistic) 
6 High-Efficiency, Lightweight, Miniature Ground Transponder 
CONCLUDING REMARKS 
Future space communication systems are likely to show technical advances 
that, for purposes of analysis, can be grouped into three categories: (1) exten-
sions of present systems; (2) systems in which new types of modulation will be 
employed; and (3) novel system concepts based on progress in components tech-
nologies. The study described in this report examined microwave components 
based on III-V compounds that require development to fill these future system 
requirements. 
Large antenna structures employed in future systems will require quan-
tities of antenna modules which - depending on the frequency of operation and 
antenna characteristics - could be fabricated in either monolithic or miniature-
hybrid form. To achieve better utilization of the crowded spectrum, "super-
linear" amplifiers will be likely to replace units in the currently used 
frequency region. The concept of a transponder with characteristics (band-
width, linearity) changeable on command from Earth offers a flexibility not 
obtainable with present-day systems. Intersatellite links of the future may 
well operate at millimeter wavelengths, possibly doing away with primary power 
distribution problems by the use of solar cells to power amplifier modules 
directly. Digital systems will require high-speed monolithic ICs. 
E-6 
Advances in III-V materials technology (molecular-beam epitaxy, organo-
metallic epitaxy, the use of vapor-phase epitaxy for growing ternary and 
quaternary compounds) have made new transistor geometries possible. These show 
promise of outperforming conventional planar GaAs FETs at microwave and milli-
meter-wave frequencies. This may be a particularly fruitful area of research. 
The conclusions of the study are contained in a number of specific recom-
mendat.ions for research programs aimed at components to be employed in the 
identified applications. 
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